* For cold silicon the DDR timings need to be relaxed in order for the device to boot with DDR at 266MHz * Fix proposed by James Doublesin Signed-off-by: Chase Maupin <Chase.Maupin@ti.com>master
parent
206a1038f7
commit
0e35bde7b1
Loading…
Reference in new issue