zc1751 is based board with dc3 extenstion card which is used for silicon validation. Signed-off-by: Michal Simek <michal.simek@xilinx.com>master
Michal Simek
7 years ago
parent
6d0340931e
commit
10aaa3584b
@ -0,0 +1,210 @@ |
||||
// SPDX-License-Identifier: GPL-2.0+ |
||||
/* |
||||
* dts file for Xilinx ZynqMP zc1751-xm017-dc3 |
||||
* |
||||
* (C) Copyright 2016 - 2018, Xilinx, Inc. |
||||
* |
||||
* Michal Simek <michal.simek@xilinx.com> |
||||
*/ |
||||
|
||||
/dts-v1/; |
||||
|
||||
#include "zynqmp.dtsi" |
||||
#include "zynqmp-clk-ccf.dtsi" |
||||
|
||||
/ { |
||||
model = "ZynqMP zc1751-xm017-dc3 RevA"; |
||||
compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp"; |
||||
|
||||
aliases { |
||||
ethernet0 = &gem0; |
||||
gpio0 = &gpio; |
||||
i2c0 = &i2c0; |
||||
i2c1 = &i2c1; |
||||
mmc0 = &sdhci1; |
||||
rtc0 = &rtc; |
||||
serial0 = &uart0; |
||||
serial1 = &uart1; |
||||
usb0 = &usb0; |
||||
usb1 = &usb1; |
||||
}; |
||||
|
||||
chosen { |
||||
bootargs = "earlycon"; |
||||
stdout-path = "serial0:115200n8"; |
||||
}; |
||||
|
||||
memory@0 { |
||||
device_type = "memory"; |
||||
reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>; |
||||
}; |
||||
}; |
||||
|
||||
&fpd_dma_chan1 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&fpd_dma_chan2 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&fpd_dma_chan3 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&fpd_dma_chan4 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&fpd_dma_chan5 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&fpd_dma_chan6 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&fpd_dma_chan7 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&fpd_dma_chan8 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&gem0 { |
||||
status = "okay"; |
||||
phy-handle = <&phy0>; |
||||
phy-mode = "rgmii-id"; |
||||
phy0: phy@0 { /* VSC8211 */ |
||||
reg = <0>; |
||||
}; |
||||
}; |
||||
|
||||
&gpio { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
/* just eeprom here */ |
||||
&i2c0 { |
||||
status = "okay"; |
||||
clock-frequency = <400000>; |
||||
|
||||
tca6416_u26: gpio@20 { |
||||
compatible = "ti,tca6416"; |
||||
reg = <0x20>; |
||||
gpio-controller; |
||||
#gpio-cells = <2>; |
||||
/* IRQ not connected */ |
||||
}; |
||||
|
||||
rtc@68 { |
||||
compatible = "dallas,ds1339"; |
||||
reg = <0x68>; |
||||
}; |
||||
}; |
||||
|
||||
/* eeprom24c02 and SE98A temp chip pca9306 */ |
||||
&i2c1 { |
||||
status = "okay"; |
||||
clock-frequency = <400000>; |
||||
}; |
||||
|
||||
/* MT29F64G08AECDBJ4-6 */ |
||||
&nand0 { |
||||
status = "okay"; |
||||
arasan,has-mdma; |
||||
num-cs = <2>; |
||||
|
||||
partition@0 { /* for testing purpose */ |
||||
label = "nand-fsbl-uboot"; |
||||
reg = <0x0 0x0 0x400000>; |
||||
}; |
||||
partition@1 { /* for testing purpose */ |
||||
label = "nand-linux"; |
||||
reg = <0x0 0x400000 0x1400000>; |
||||
}; |
||||
partition@2 { /* for testing purpose */ |
||||
label = "nand-device-tree"; |
||||
reg = <0x0 0x1800000 0x400000>; |
||||
}; |
||||
partition@3 { /* for testing purpose */ |
||||
label = "nand-rootfs"; |
||||
reg = <0x0 0x1C00000 0x1400000>; |
||||
}; |
||||
partition@4 { /* for testing purpose */ |
||||
label = "nand-bitstream"; |
||||
reg = <0x0 0x3000000 0x400000>; |
||||
}; |
||||
partition@5 { /* for testing purpose */ |
||||
label = "nand-misc"; |
||||
reg = <0x0 0x3400000 0xFCC00000>; |
||||
}; |
||||
|
||||
partition@6 { /* for testing purpose */ |
||||
label = "nand1-fsbl-uboot"; |
||||
reg = <0x1 0x0 0x400000>; |
||||
}; |
||||
partition@7 { /* for testing purpose */ |
||||
label = "nand1-linux"; |
||||
reg = <0x1 0x400000 0x1400000>; |
||||
}; |
||||
partition@8 { /* for testing purpose */ |
||||
label = "nand1-device-tree"; |
||||
reg = <0x1 0x1800000 0x400000>; |
||||
}; |
||||
partition@9 { /* for testing purpose */ |
||||
label = "nand1-rootfs"; |
||||
reg = <0x1 0x1C00000 0x1400000>; |
||||
}; |
||||
partition@10 { /* for testing purpose */ |
||||
label = "nand1-bitstream"; |
||||
reg = <0x1 0x3000000 0x400000>; |
||||
}; |
||||
partition@11 { /* for testing purpose */ |
||||
label = "nand1-misc"; |
||||
reg = <0x1 0x3400000 0xFCC00000>; |
||||
}; |
||||
}; |
||||
|
||||
&rtc { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&sata { |
||||
status = "okay"; |
||||
/* SATA phy OOB timing settings */ |
||||
ceva,p0-cominit-params = /bits/ 8 <0x1B 0x4D 0x18 0x28>; |
||||
ceva,p0-comwake-params = /bits/ 8 <0x06 0x19 0x08 0x0E>; |
||||
ceva,p0-burst-params = /bits/ 8 <0x13 0x08 0x4A 0x06>; |
||||
ceva,p0-retry-params = /bits/ 16 <0x96A4 0x3FFC>; |
||||
ceva,p1-cominit-params = /bits/ 8 <0x1B 0x4D 0x18 0x28>; |
||||
ceva,p1-comwake-params = /bits/ 8 <0x06 0x19 0x08 0x0E>; |
||||
ceva,p1-burst-params = /bits/ 8 <0x13 0x08 0x4A 0x06>; |
||||
ceva,p1-retry-params = /bits/ 16 <0x96A4 0x3FFC>; |
||||
}; |
||||
|
||||
&sdhci1 { /* emmc with some settings */ |
||||
status = "okay"; |
||||
}; |
||||
|
||||
/* main */ |
||||
&uart0 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
/* DB9 */ |
||||
&uart1 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&usb0 { |
||||
status = "okay"; |
||||
dr_mode = "host"; |
||||
}; |
||||
|
||||
/* ULPI SMSC USB3320 */ |
||||
&usb1 { |
||||
status = "okay"; |
||||
dr_mode = "host"; |
||||
}; |
||||
@ -0,0 +1,900 @@ |
||||
/*
|
||||
* (c) Copyright 2015 Xilinx, Inc. All rights reserved. |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0+ |
||||
*/ |
||||
|
||||
#include <asm/arch/psu_init_gpl.h> |
||||
#include <xil_io.h> |
||||
|
||||
static unsigned long psu_pll_init_data(void) |
||||
{ |
||||
psu_mask_write(0xFF5E0034, 0xFE7FEDEFU, 0x7E4B0C62U); |
||||
psu_mask_write(0xFF5E0030, 0x00717F00U, 0x00014600U); |
||||
psu_mask_write(0xFF5E0030, 0x00000008U, 0x00000008U); |
||||
psu_mask_write(0xFF5E0030, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFF5E0030, 0x00000001U, 0x00000000U); |
||||
mask_poll(0xFF5E0040, 0x00000002U); |
||||
psu_mask_write(0xFF5E0030, 0x00000008U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0048, 0x00003F00U, 0x00000300U); |
||||
psu_mask_write(0xFF5E0038, 0x8000FFFFU, 0x8000C76CU); |
||||
psu_mask_write(0xFF5E0024, 0xFE7FEDEFU, 0x7E672C6CU); |
||||
psu_mask_write(0xFF5E0020, 0x00717F00U, 0x00002D00U); |
||||
psu_mask_write(0xFF5E0020, 0x00000008U, 0x00000008U); |
||||
psu_mask_write(0xFF5E0020, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFF5E0020, 0x00000001U, 0x00000000U); |
||||
mask_poll(0xFF5E0040, 0x00000001U); |
||||
psu_mask_write(0xFF5E0020, 0x00000008U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0044, 0x00003F00U, 0x00000300U); |
||||
psu_mask_write(0xFF5E0028, 0x8000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD1A0024, 0xFE7FEDEFU, 0x7E4B0C62U); |
||||
psu_mask_write(0xFD1A0020, 0x00717F00U, 0x00014800U); |
||||
psu_mask_write(0xFD1A0020, 0x00000008U, 0x00000008U); |
||||
psu_mask_write(0xFD1A0020, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD1A0020, 0x00000001U, 0x00000000U); |
||||
mask_poll(0xFD1A0044, 0x00000001U); |
||||
psu_mask_write(0xFD1A0020, 0x00000008U, 0x00000000U); |
||||
psu_mask_write(0xFD1A0048, 0x00003F00U, 0x00000300U); |
||||
psu_mask_write(0xFD1A0028, 0x8000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD1A0030, 0xFE7FEDEFU, 0x7E4B0C62U); |
||||
psu_mask_write(0xFD1A002C, 0x00717F00U, 0x00014000U); |
||||
psu_mask_write(0xFD1A002C, 0x00000008U, 0x00000008U); |
||||
psu_mask_write(0xFD1A002C, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD1A002C, 0x00000001U, 0x00000000U); |
||||
mask_poll(0xFD1A0044, 0x00000002U); |
||||
psu_mask_write(0xFD1A002C, 0x00000008U, 0x00000000U); |
||||
psu_mask_write(0xFD1A004C, 0x00003F00U, 0x00000300U); |
||||
psu_mask_write(0xFD1A0034, 0x8000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD1A003C, 0xFE7FEDEFU, 0x7E4B0C62U); |
||||
psu_mask_write(0xFD1A0038, 0x00717F00U, 0x00014700U); |
||||
psu_mask_write(0xFD1A0038, 0x00000008U, 0x00000008U); |
||||
psu_mask_write(0xFD1A0038, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD1A0038, 0x00000001U, 0x00000000U); |
||||
mask_poll(0xFD1A0044, 0x00000004U); |
||||
psu_mask_write(0xFD1A0038, 0x00000008U, 0x00000000U); |
||||
psu_mask_write(0xFD1A0050, 0x00003F00U, 0x00000300U); |
||||
psu_mask_write(0xFD1A0040, 0x8000FFFFU, 0x8000497FU); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static unsigned long psu_clock_init_data(void) |
||||
{ |
||||
psu_mask_write(0xFF5E0058, 0x063F3F07U, 0x06010C00U); |
||||
psu_mask_write(0xFF5E0100, 0x013F3F07U, 0x01010600U); |
||||
psu_mask_write(0xFF5E0064, 0x023F3F07U, 0x02010600U); |
||||
psu_mask_write(0xFF5E0074, 0x013F3F07U, 0x01010F00U); |
||||
psu_mask_write(0xFF5E0078, 0x013F3F07U, 0x01010F00U); |
||||
psu_mask_write(0xFF5E0120, 0x013F3F07U, 0x01010F00U); |
||||
psu_mask_write(0xFF5E007C, 0x013F3F07U, 0x01010800U); |
||||
psu_mask_write(0xFF5E0080, 0x013F3F07U, 0x01010800U); |
||||
psu_mask_write(0xFF5E0084, 0x013F3F07U, 0x01010F00U); |
||||
psu_mask_write(0xFF5E0088, 0x013F3F07U, 0x01010F00U); |
||||
psu_mask_write(0xFF5E0090, 0x01003F07U, 0x01000302U); |
||||
psu_mask_write(0xFF5E009C, 0x01003F07U, 0x01000602U); |
||||
psu_mask_write(0xFF5E00A4, 0x01003F07U, 0x01000800U); |
||||
psu_mask_write(0xFF5E00A8, 0x01003F07U, 0x01000302U); |
||||
psu_mask_write(0xFF5E00AC, 0x01003F07U, 0x01000F02U); |
||||
psu_mask_write(0xFF5E00B0, 0x01003F07U, 0x01000602U); |
||||
psu_mask_write(0xFF5E00B4, 0x013F3F07U, 0x01010F00U); |
||||
psu_mask_write(0xFF5E00B8, 0x01003F07U, 0x01000302U); |
||||
psu_mask_write(0xFF5E00C0, 0x013F3F07U, 0x01010F00U); |
||||
psu_mask_write(0xFF5E00C4, 0x013F3F07U, 0x01040F00U); |
||||
psu_mask_write(0xFF5E00C8, 0x013F3F07U, 0x01010500U); |
||||
psu_mask_write(0xFF5E00CC, 0x013F3F07U, 0x01010400U); |
||||
psu_mask_write(0xFF5E0108, 0x013F3F07U, 0x01011D02U); |
||||
psu_mask_write(0xFF5E0104, 0x00000007U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0128, 0x01003F07U, 0x01000F00U); |
||||
psu_mask_write(0xFD1A00B4, 0x01003F07U, 0x01000200U); |
||||
psu_mask_write(0xFD1A0070, 0x013F3F07U, 0x01010400U); |
||||
psu_mask_write(0xFD1A0074, 0x013F3F07U, 0x01011003U); |
||||
psu_mask_write(0xFD1A007C, 0x013F3F07U, 0x01010F03U); |
||||
psu_mask_write(0xFD1A0060, 0x03003F07U, 0x03000100U); |
||||
psu_mask_write(0xFD1A0068, 0x01003F07U, 0x01000200U); |
||||
psu_mask_write(0xFD1A0080, 0x00003F07U, 0x00000200U); |
||||
psu_mask_write(0xFD1A0084, 0x07003F07U, 0x07000100U); |
||||
psu_mask_write(0xFD1A00B8, 0x01003F07U, 0x01000200U); |
||||
psu_mask_write(0xFD1A00BC, 0x01003F07U, 0x01000200U); |
||||
psu_mask_write(0xFD1A00C0, 0x01003F07U, 0x01000203U); |
||||
psu_mask_write(0xFD1A00C4, 0x01003F07U, 0x01000502U); |
||||
psu_mask_write(0xFD1A00F8, 0x00003F07U, 0x00000200U); |
||||
psu_mask_write(0xFF180380, 0x000000FFU, 0x00000000U); |
||||
psu_mask_write(0xFD610100, 0x00000001U, 0x00000000U); |
||||
psu_mask_write(0xFF180300, 0x00000001U, 0x00000000U); |
||||
psu_mask_write(0xFF410050, 0x00000001U, 0x00000000U); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static unsigned long psu_ddr_init_data(void) |
||||
{ |
||||
psu_mask_write(0xFD1A0108, 0x00000008U, 0x00000008U); |
||||
psu_mask_write(0xFD070000, 0xE30FBE3DU, 0x41040010U); |
||||
psu_mask_write(0xFD070010, 0x8000F03FU, 0x00000030U); |
||||
psu_mask_write(0xFD070020, 0x000003F3U, 0x00000200U); |
||||
psu_mask_write(0xFD070024, 0xFFFFFFFFU, 0x00800000U); |
||||
psu_mask_write(0xFD070030, 0x0000007FU, 0x00000000U); |
||||
psu_mask_write(0xFD070034, 0x00FFFF1FU, 0x00408410U); |
||||
psu_mask_write(0xFD070050, 0x00F1F1F4U, 0x00210000U); |
||||
psu_mask_write(0xFD070054, 0x0FFF0FFFU, 0x00000000U); |
||||
psu_mask_write(0xFD070060, 0x00000073U, 0x00000001U); |
||||
psu_mask_write(0xFD070064, 0x0FFF83FFU, 0x0081808BU); |
||||
psu_mask_write(0xFD070070, 0x00000017U, 0x00000010U); |
||||
psu_mask_write(0xFD070074, 0x00000003U, 0x00000000U); |
||||
psu_mask_write(0xFD0700C4, 0x3F000391U, 0x10000200U); |
||||
psu_mask_write(0xFD0700C8, 0x01FF1F3FU, 0x0040051FU); |
||||
psu_mask_write(0xFD0700D0, 0xC3FF0FFFU, 0x00020106U); |
||||
psu_mask_write(0xFD0700D4, 0x01FF7F0FU, 0x00020000U); |
||||
psu_mask_write(0xFD0700D8, 0x0000FF0FU, 0x00002305U); |
||||
psu_mask_write(0xFD0700DC, 0xFFFFFFFFU, 0x07300301U); |
||||
psu_mask_write(0xFD0700E0, 0xFFFFFFFFU, 0x00200200U); |
||||
psu_mask_write(0xFD0700E4, 0x00FF03FFU, 0x00210004U); |
||||
psu_mask_write(0xFD0700E8, 0xFFFFFFFFU, 0x000006C0U); |
||||
psu_mask_write(0xFD0700EC, 0xFFFF0000U, 0x08190000U); |
||||
psu_mask_write(0xFD0700F0, 0x0000003FU, 0x00000010U); |
||||
psu_mask_write(0xFD0700F4, 0x00000FFFU, 0x0000066FU); |
||||
psu_mask_write(0xFD070100, 0x7F3F7F3FU, 0x110C2412U); |
||||
psu_mask_write(0xFD070104, 0x001F1F7FU, 0x00040419U); |
||||
psu_mask_write(0xFD070108, 0x3F3F3F3FU, 0x0708060DU); |
||||
psu_mask_write(0xFD07010C, 0x3FF3F3FFU, 0x0050400CU); |
||||
psu_mask_write(0xFD070110, 0x1F0F0F1FU, 0x08030309U); |
||||
psu_mask_write(0xFD070114, 0x0F0F3F1FU, 0x06060403U); |
||||
psu_mask_write(0xFD070118, 0x0F0F000FU, 0x01010004U); |
||||
psu_mask_write(0xFD07011C, 0x00000F0FU, 0x00000606U); |
||||
psu_mask_write(0xFD070120, 0x7F7F7F7FU, 0x03030D06U); |
||||
psu_mask_write(0xFD070124, 0x40070F3FU, 0x0002020BU); |
||||
psu_mask_write(0xFD07012C, 0x7F1F031FU, 0x7007010EU); |
||||
psu_mask_write(0xFD070130, 0x00030F1FU, 0x00020608U); |
||||
psu_mask_write(0xFD070180, 0xF7FF03FFU, 0x81000040U); |
||||
psu_mask_write(0xFD070184, 0x3FFFFFFFU, 0x020196E5U); |
||||
psu_mask_write(0xFD070190, 0x1FBFBF3FU, 0x048B820BU); |
||||
psu_mask_write(0xFD070194, 0xF31F0F0FU, 0x00030304U); |
||||
psu_mask_write(0xFD070198, 0x0FF1F1F1U, 0x07000101U); |
||||
psu_mask_write(0xFD07019C, 0x000000F1U, 0x00000021U); |
||||
psu_mask_write(0xFD0701A0, 0xC3FF03FFU, 0x00400003U); |
||||
psu_mask_write(0xFD0701A4, 0x00FF00FFU, 0x004100E1U); |
||||
psu_mask_write(0xFD0701B0, 0x00000007U, 0x00000000U); |
||||
psu_mask_write(0xFD0701B4, 0x00003F3FU, 0x00000906U); |
||||
psu_mask_write(0xFD0701C0, 0x00000007U, 0x00000001U); |
||||
psu_mask_write(0xFD070200, 0x0000001FU, 0x0000001FU); |
||||
psu_mask_write(0xFD070204, 0x001F1F1FU, 0x001F0A0AU); |
||||
psu_mask_write(0xFD070208, 0x0F0F0F0FU, 0x00000000U); |
||||
psu_mask_write(0xFD07020C, 0x0F0F0F0FU, 0x00000000U); |
||||
psu_mask_write(0xFD070210, 0x00000F0FU, 0x00000F0FU); |
||||
psu_mask_write(0xFD070214, 0x0F0F0F0FU, 0x080F0808U); |
||||
psu_mask_write(0xFD070218, 0x8F0F0F0FU, 0x0F080808U); |
||||
psu_mask_write(0xFD07021C, 0x00000F0FU, 0x00000F0FU); |
||||
psu_mask_write(0xFD070220, 0x00001F1FU, 0x00000808U); |
||||
psu_mask_write(0xFD070224, 0x0F0F0F0FU, 0x08080808U); |
||||
psu_mask_write(0xFD070228, 0x0F0F0F0FU, 0x08080808U); |
||||
psu_mask_write(0xFD07022C, 0x0000000FU, 0x00000008U); |
||||
psu_mask_write(0xFD070240, 0x0F1F0F7CU, 0x06000600U); |
||||
psu_mask_write(0xFD070244, 0x00003333U, 0x00000001U); |
||||
psu_mask_write(0xFD070250, 0x7FFF3F07U, 0x01002001U); |
||||
psu_mask_write(0xFD070264, 0xFF00FFFFU, 0x08000040U); |
||||
psu_mask_write(0xFD07026C, 0xFF00FFFFU, 0x08000040U); |
||||
psu_mask_write(0xFD070280, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD070284, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD070288, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD07028C, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD070290, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD070294, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD070300, 0x00000011U, 0x00000000U); |
||||
psu_mask_write(0xFD07030C, 0x80000033U, 0x00000000U); |
||||
psu_mask_write(0xFD070320, 0x00000001U, 0x00000000U); |
||||
psu_mask_write(0xFD070400, 0x00000111U, 0x00000001U); |
||||
psu_mask_write(0xFD070404, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD070408, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD070490, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD070494, 0x0033000FU, 0x0020000BU); |
||||
psu_mask_write(0xFD070498, 0x07FF07FFU, 0x00000000U); |
||||
psu_mask_write(0xFD0704B4, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD0704B8, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD070540, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD070544, 0x03330F0FU, 0x02000B03U); |
||||
psu_mask_write(0xFD070548, 0x07FF07FFU, 0x00000000U); |
||||
psu_mask_write(0xFD070564, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD070568, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD0705F0, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD0705F4, 0x03330F0FU, 0x02000B03U); |
||||
psu_mask_write(0xFD0705F8, 0x07FF07FFU, 0x00000000U); |
||||
psu_mask_write(0xFD070614, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD070618, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD0706A0, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD0706A4, 0x0033000FU, 0x00100003U); |
||||
psu_mask_write(0xFD0706A8, 0x07FF07FFU, 0x0000004FU); |
||||
psu_mask_write(0xFD0706AC, 0x0033000FU, 0x00100003U); |
||||
psu_mask_write(0xFD0706B0, 0x000007FFU, 0x0000004FU); |
||||
psu_mask_write(0xFD0706C4, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD0706C8, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD070750, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD070754, 0x0033000FU, 0x00100003U); |
||||
psu_mask_write(0xFD070758, 0x07FF07FFU, 0x0000004FU); |
||||
psu_mask_write(0xFD07075C, 0x0033000FU, 0x00100003U); |
||||
psu_mask_write(0xFD070760, 0x000007FFU, 0x0000004FU); |
||||
psu_mask_write(0xFD070774, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD070778, 0x000073FFU, 0x0000200FU); |
||||
psu_mask_write(0xFD070800, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD070804, 0x0033000FU, 0x00100003U); |
||||
psu_mask_write(0xFD070808, 0x07FF07FFU, 0x0000004FU); |
||||
psu_mask_write(0xFD07080C, 0x0033000FU, 0x00100003U); |
||||
psu_mask_write(0xFD070810, 0x000007FFU, 0x0000004FU); |
||||
psu_mask_write(0xFD070F04, 0x000001FFU, 0x00000000U); |
||||
psu_mask_write(0xFD070F08, 0x000000FFU, 0x00000000U); |
||||
psu_mask_write(0xFD070F0C, 0x000001FFU, 0x00000010U); |
||||
psu_mask_write(0xFD070F10, 0x000000FFU, 0x0000000FU); |
||||
psu_mask_write(0xFD072190, 0x1FBFBF3FU, 0x07828002U); |
||||
psu_mask_write(0xFD1A0108, 0x0000000CU, 0x00000000U); |
||||
psu_mask_write(0xFD080010, 0xFFFFFFFFU, 0x07001E00U); |
||||
psu_mask_write(0xFD080018, 0xFFFFFFFFU, 0x00F10010U); |
||||
psu_mask_write(0xFD08001C, 0xFFFFFFFFU, 0x55AA5480U); |
||||
psu_mask_write(0xFD080024, 0xFFFFFFFFU, 0x010100F4U); |
||||
psu_mask_write(0xFD080040, 0xFFFFFFFFU, 0x0AC85590U); |
||||
psu_mask_write(0xFD080044, 0xFFFFFFFFU, 0x41540B00U); |
||||
psu_mask_write(0xFD080068, 0xFFFFFFFFU, 0x01100000U); |
||||
psu_mask_write(0xFD080090, 0xFFFFFFFFU, 0x02A04161U); |
||||
psu_mask_write(0xFD0800C0, 0xFFFFFFFFU, 0x000000D3U); |
||||
psu_mask_write(0xFD080100, 0xFFFFFFFFU, 0x0800040CU); |
||||
psu_mask_write(0xFD080110, 0xFFFFFFFFU, 0x06240F08U); |
||||
psu_mask_write(0xFD080114, 0xFFFFFFFFU, 0x28170008U); |
||||
psu_mask_write(0xFD080118, 0xFFFFFFFFU, 0x00070300U); |
||||
psu_mask_write(0xFD08011C, 0xFFFFFFFFU, 0x83000800U); |
||||
psu_mask_write(0xFD080120, 0xFFFFFFFFU, 0x01162B07U); |
||||
psu_mask_write(0xFD080124, 0xFFFFFFFFU, 0x00320F08U); |
||||
psu_mask_write(0xFD080128, 0xFFFFFFFFU, 0x00000E0FU); |
||||
psu_mask_write(0xFD080140, 0xFFFFFFFFU, 0x08400020U); |
||||
psu_mask_write(0xFD080144, 0xFFFFFFFFU, 0x00000C80U); |
||||
psu_mask_write(0xFD080150, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD080154, 0xFFFFFFFFU, 0x00000200U); |
||||
psu_mask_write(0xFD080180, 0xFFFFFFFFU, 0x00000630U); |
||||
psu_mask_write(0xFD080184, 0xFFFFFFFFU, 0x00000301U); |
||||
psu_mask_write(0xFD080188, 0xFFFFFFFFU, 0x00000020U); |
||||
psu_mask_write(0xFD08018C, 0xFFFFFFFFU, 0x00000200U); |
||||
psu_mask_write(0xFD080190, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD080194, 0xFFFFFFFFU, 0x000006C0U); |
||||
psu_mask_write(0xFD080198, 0xFFFFFFFFU, 0x00000819U); |
||||
psu_mask_write(0xFD0801AC, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD0801B0, 0xFFFFFFFFU, 0x0000004DU); |
||||
psu_mask_write(0xFD0801B4, 0xFFFFFFFFU, 0x00000008U); |
||||
psu_mask_write(0xFD0801B8, 0xFFFFFFFFU, 0x0000004DU); |
||||
psu_mask_write(0xFD0801D8, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD080200, 0xFFFFFFFFU, 0x800091C7U); |
||||
psu_mask_write(0xFD080204, 0xFFFFFFFFU, 0x00010236U); |
||||
psu_mask_write(0xFD080240, 0xFFFFFFFFU, 0x00141054U); |
||||
psu_mask_write(0xFD080250, 0xFFFFFFFFU, 0x00088000U); |
||||
psu_mask_write(0xFD080414, 0xFFFFFFFFU, 0x12341000U); |
||||
psu_mask_write(0xFD0804F4, 0xFFFFFFFFU, 0x00000005U); |
||||
psu_mask_write(0xFD080500, 0xFFFFFFFFU, 0x30000028U); |
||||
psu_mask_write(0xFD080508, 0xFFFFFFFFU, 0x0A000000U); |
||||
psu_mask_write(0xFD08050C, 0xFFFFFFFFU, 0x00000009U); |
||||
psu_mask_write(0xFD080510, 0xFFFFFFFFU, 0x0A000000U); |
||||
psu_mask_write(0xFD080520, 0xFFFFFFFFU, 0x0300B0CEU); |
||||
psu_mask_write(0xFD080528, 0xFFFFFFFFU, 0xF9032019U); |
||||
psu_mask_write(0xFD08052C, 0xFFFFFFFFU, 0x07F001E3U); |
||||
psu_mask_write(0xFD080544, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD080548, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD080558, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD08055C, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD080560, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD080564, 0xFFFFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD080680, 0xFFFFFFFFU, 0x008AAA58U); |
||||
psu_mask_write(0xFD080684, 0xFFFFFFFFU, 0x000079DDU); |
||||
psu_mask_write(0xFD080694, 0xFFFFFFFFU, 0x01E10210U); |
||||
psu_mask_write(0xFD080698, 0xFFFFFFFFU, 0x01E10000U); |
||||
psu_mask_write(0xFD0806A4, 0xFFFFFFFFU, 0x00087BDBU); |
||||
psu_mask_write(0xFD080700, 0xFFFFFFFFU, 0x40800604U); |
||||
psu_mask_write(0xFD080710, 0xFFFFFFFFU, 0x0E00B03CU); |
||||
psu_mask_write(0xFD080714, 0xFFFFFFFFU, 0x09094F4FU); |
||||
psu_mask_write(0xFD080718, 0xFFFFFFFFU, 0x09092B2BU); |
||||
psu_mask_write(0xFD080800, 0xFFFFFFFFU, 0x40800604U); |
||||
psu_mask_write(0xFD080810, 0xFFFFFFFFU, 0x0E00B03CU); |
||||
psu_mask_write(0xFD080814, 0xFFFFFFFFU, 0x09094F4FU); |
||||
psu_mask_write(0xFD080818, 0xFFFFFFFFU, 0x09092B2BU); |
||||
psu_mask_write(0xFD080900, 0xFFFFFFFFU, 0x40800604U); |
||||
psu_mask_write(0xFD080904, 0xFFFFFFFFU, 0x00007FFFU); |
||||
psu_mask_write(0xFD080910, 0xFFFFFFFFU, 0x0E00B03CU); |
||||
psu_mask_write(0xFD080914, 0xFFFFFFFFU, 0x09094F4FU); |
||||
psu_mask_write(0xFD080918, 0xFFFFFFFFU, 0x09092B2BU); |
||||
psu_mask_write(0xFD080A00, 0xFFFFFFFFU, 0x40800604U); |
||||
psu_mask_write(0xFD080A04, 0xFFFFFFFFU, 0x00007FFFU); |
||||
psu_mask_write(0xFD080A10, 0xFFFFFFFFU, 0x0E00B03CU); |
||||
psu_mask_write(0xFD080A14, 0xFFFFFFFFU, 0x09094F4FU); |
||||
psu_mask_write(0xFD080A18, 0xFFFFFFFFU, 0x09092B2BU); |
||||
psu_mask_write(0xFD080B00, 0xFFFFFFFFU, 0x40800604U); |
||||
psu_mask_write(0xFD080B04, 0xFFFFFFFFU, 0x00007FFFU); |
||||
psu_mask_write(0xFD080B10, 0xFFFFFFFFU, 0x0E00B03CU); |
||||
psu_mask_write(0xFD080B14, 0xFFFFFFFFU, 0x09094F4FU); |
||||
psu_mask_write(0xFD080B18, 0xFFFFFFFFU, 0x09092B2BU); |
||||
psu_mask_write(0xFD080C00, 0xFFFFFFFFU, 0x40800604U); |
||||
psu_mask_write(0xFD080C04, 0xFFFFFFFFU, 0x00007FFFU); |
||||
psu_mask_write(0xFD080C10, 0xFFFFFFFFU, 0x0E00B03CU); |
||||
psu_mask_write(0xFD080C14, 0xFFFFFFFFU, 0x09094F4FU); |
||||
psu_mask_write(0xFD080C18, 0xFFFFFFFFU, 0x09092B2BU); |
||||
psu_mask_write(0xFD080D00, 0xFFFFFFFFU, 0x40800604U); |
||||
psu_mask_write(0xFD080D04, 0xFFFFFFFFU, 0x00007FFFU); |
||||
psu_mask_write(0xFD080D10, 0xFFFFFFFFU, 0x0E00B03CU); |
||||
psu_mask_write(0xFD080D14, 0xFFFFFFFFU, 0x09094F4FU); |
||||
psu_mask_write(0xFD080D18, 0xFFFFFFFFU, 0x09092B2BU); |
||||
psu_mask_write(0xFD080E00, 0xFFFFFFFFU, 0x40800604U); |
||||
psu_mask_write(0xFD080E04, 0xFFFFFFFFU, 0x00007FFFU); |
||||
psu_mask_write(0xFD080E10, 0xFFFFFFFFU, 0x0E00B03CU); |
||||
psu_mask_write(0xFD080E14, 0xFFFFFFFFU, 0x09094F4FU); |
||||
psu_mask_write(0xFD080E18, 0xFFFFFFFFU, 0x09092B2BU); |
||||
psu_mask_write(0xFD080F00, 0xFFFFFFFFU, 0x40800624U); |
||||
psu_mask_write(0xFD080F04, 0xFFFFFFFFU, 0x00007F00U); |
||||
psu_mask_write(0xFD080F10, 0xFFFFFFFFU, 0x0E00B03CU); |
||||
psu_mask_write(0xFD080F14, 0xFFFFFFFFU, 0x09094F4FU); |
||||
psu_mask_write(0xFD080F18, 0xFFFFFFFFU, 0x09092B2BU); |
||||
psu_mask_write(0xFD081400, 0xFFFFFFFFU, 0x2A019FFEU); |
||||
psu_mask_write(0xFD081404, 0xFFFFFFFFU, 0x01100000U); |
||||
psu_mask_write(0xFD08141C, 0xFFFFFFFFU, 0x01264300U); |
||||
psu_mask_write(0xFD08142C, 0xFFFFFFFFU, 0x00041800U); |
||||
psu_mask_write(0xFD081430, 0xFFFFFFFFU, 0x70800000U); |
||||
psu_mask_write(0xFD081440, 0xFFFFFFFFU, 0x2A019FFEU); |
||||
psu_mask_write(0xFD081444, 0xFFFFFFFFU, 0x01100000U); |
||||
psu_mask_write(0xFD08145C, 0xFFFFFFFFU, 0x01264300U); |
||||
psu_mask_write(0xFD08146C, 0xFFFFFFFFU, 0x00041800U); |
||||
psu_mask_write(0xFD081470, 0xFFFFFFFFU, 0x70800000U); |
||||
psu_mask_write(0xFD081480, 0xFFFFFFFFU, 0x2A019FFEU); |
||||
psu_mask_write(0xFD081484, 0xFFFFFFFFU, 0x01100000U); |
||||
psu_mask_write(0xFD08149C, 0xFFFFFFFFU, 0x01264300U); |
||||
psu_mask_write(0xFD0814AC, 0xFFFFFFFFU, 0x00041800U); |
||||
psu_mask_write(0xFD0814B0, 0xFFFFFFFFU, 0x70800000U); |
||||
psu_mask_write(0xFD0814C0, 0xFFFFFFFFU, 0x2A019FFEU); |
||||
psu_mask_write(0xFD0814C4, 0xFFFFFFFFU, 0x01100000U); |
||||
psu_mask_write(0xFD0814DC, 0xFFFFFFFFU, 0x01264300U); |
||||
psu_mask_write(0xFD0814EC, 0xFFFFFFFFU, 0x00041800U); |
||||
psu_mask_write(0xFD0814F0, 0xFFFFFFFFU, 0x70800000U); |
||||
psu_mask_write(0xFD081500, 0xFFFFFFFFU, 0x2A019FFEU); |
||||
psu_mask_write(0xFD081504, 0xFFFFFFFFU, 0x01100000U); |
||||
psu_mask_write(0xFD08151C, 0xFFFFFFFFU, 0x01264300U); |
||||
psu_mask_write(0xFD08152C, 0xFFFFFFFFU, 0x00041800U); |
||||
psu_mask_write(0xFD081530, 0xFFFFFFFFU, 0x70800000U); |
||||
psu_mask_write(0xFD0817C4, 0xFFFFFFFFU, 0x01100000U); |
||||
psu_mask_write(0xFD0817DC, 0xFFFFFFFFU, 0x012643C4U); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static unsigned long psu_mio_init_data(void) |
||||
{ |
||||
psu_mask_write(0xFF180000, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF180004, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF180008, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF18000C, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF180010, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF180014, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF180018, 0x000000FEU, 0x00000040U); |
||||
psu_mask_write(0xFF18001C, 0x000000FEU, 0x00000040U); |
||||
psu_mask_write(0xFF180020, 0x000000FEU, 0x00000000U); |
||||
psu_mask_write(0xFF180024, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180028, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF18002C, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180030, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180034, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180038, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF18003C, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180040, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180044, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180048, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF18004C, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180050, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180054, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180058, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF18005C, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180060, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180064, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180068, 0x000000FEU, 0x00000060U); |
||||
psu_mask_write(0xFF18006C, 0x000000FEU, 0x00000060U); |
||||
psu_mask_write(0xFF180070, 0x000000FEU, 0x00000060U); |
||||
psu_mask_write(0xFF180074, 0x000000FEU, 0x00000060U); |
||||
psu_mask_write(0xFF180078, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF18007C, 0x000000FEU, 0x00000008U); |
||||
psu_mask_write(0xFF180080, 0x000000FEU, 0x00000020U); |
||||
psu_mask_write(0xFF180084, 0x000000FEU, 0x00000020U); |
||||
psu_mask_write(0xFF180088, 0x000000FEU, 0x00000000U); |
||||
psu_mask_write(0xFF18008C, 0x000000FEU, 0x00000000U); |
||||
psu_mask_write(0xFF180090, 0x000000FEU, 0x00000000U); |
||||
psu_mask_write(0xFF180094, 0x000000FEU, 0x00000000U); |
||||
psu_mask_write(0xFF180098, 0x000000FEU, 0x00000020U); |
||||
psu_mask_write(0xFF18009C, 0x000000FEU, 0x00000020U); |
||||
psu_mask_write(0xFF1800A0, 0x000000FEU, 0x000000C0U); |
||||
psu_mask_write(0xFF1800A4, 0x000000FEU, 0x000000C0U); |
||||
psu_mask_write(0xFF1800A8, 0x000000FEU, 0x000000C0U); |
||||
psu_mask_write(0xFF1800AC, 0x000000FEU, 0x000000C0U); |
||||
psu_mask_write(0xFF1800B0, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF1800B4, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF1800B8, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF1800BC, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF1800C0, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF1800C4, 0x000000FEU, 0x00000080U); |
||||
psu_mask_write(0xFF1800C8, 0x000000FEU, 0x00000000U); |
||||
psu_mask_write(0xFF1800CC, 0x000000FEU, 0x00000000U); |
||||
psu_mask_write(0xFF1800D0, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800D4, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800D8, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800DC, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800E0, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800E4, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800E8, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800EC, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800F0, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800F4, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800F8, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF1800FC, 0x000000FEU, 0x00000002U); |
||||
psu_mask_write(0xFF180100, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180104, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180108, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF18010C, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180110, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180114, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180118, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF18011C, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180120, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180124, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180128, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF18012C, 0x000000FEU, 0x00000004U); |
||||
psu_mask_write(0xFF180130, 0x000000FEU, 0x000000A0U); |
||||
psu_mask_write(0xFF180134, 0x000000FEU, 0x000000A0U); |
||||
psu_mask_write(0xFF180204, 0xFFFFFFFFU, 0xEC000C00U); |
||||
psu_mask_write(0xFF180208, 0xFFFFFFFFU, 0xFC000642U); |
||||
psu_mask_write(0xFF18020C, 0x00003FFFU, 0x0000000BU); |
||||
psu_mask_write(0xFF180138, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF18013C, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF180140, 0x03FFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFF180144, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF180148, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF18014C, 0x03FFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFF180154, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF180158, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF18015C, 0x03FFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFF180160, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF180164, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF180168, 0x03FFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFF180170, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF180174, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF180178, 0x03FFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFF18017C, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF180180, 0x03FFFFFFU, 0x03FFFFFFU); |
||||
psu_mask_write(0xFF180184, 0x03FFFFFFU, 0x00000000U); |
||||
psu_mask_write(0xFF180200, 0x0000000FU, 0x00000000U); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static unsigned long psu_peripherals_init_data(void) |
||||
{ |
||||
psu_mask_write(0xFD1A0100, 0x000F807CU, 0x00000000U); |
||||
psu_mask_write(0xFF5E0238, 0x001A0000U, 0x00000000U); |
||||
psu_mask_write(0xFF5E023C, 0x0093C018U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0230, 0x00000004U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0238, 0x00010000U, 0x00000000U); |
||||
psu_mask_write(0xFF5E023C, 0x00000A80U, 0x00000000U); |
||||
psu_mask_write(0xFF9E0080, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFF9E007C, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFF5E0238, 0x00000180U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0238, 0x00000200U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0238, 0x00008000U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0238, 0x00000018U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0238, 0x00007800U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0238, 0x00000006U, 0x00000000U); |
||||
psu_mask_write(0xFF000034, 0x000000FFU, 0x00000005U); |
||||
psu_mask_write(0xFF000018, 0x0000FFFFU, 0x0000008FU); |
||||
psu_mask_write(0xFF000000, 0x000001FFU, 0x00000017U); |
||||
psu_mask_write(0xFF000004, 0x000003FFU, 0x00000020U); |
||||
psu_mask_write(0xFF010034, 0x000000FFU, 0x00000005U); |
||||
psu_mask_write(0xFF010018, 0x0000FFFFU, 0x0000008FU); |
||||
psu_mask_write(0xFF010000, 0x000001FFU, 0x00000017U); |
||||
psu_mask_write(0xFF010004, 0x000003FFU, 0x00000020U); |
||||
psu_mask_write(0xFF5E0238, 0x00040000U, 0x00000000U); |
||||
psu_mask_write(0xFF4B0024, 0x000000FFU, 0x000000FFU); |
||||
psu_mask_write(0xFFCA5000, 0x00001FFFU, 0x00000000U); |
||||
psu_mask_write(0xFD5C0060, 0x000F000FU, 0x00000000U); |
||||
psu_mask_write(0xFFA60040, 0x80000000U, 0x80000000U); |
||||
psu_mask_write(0xFF260020, 0xFFFFFFFFU, 0x05F5DD17U); |
||||
psu_mask_write(0xFF260000, 0x00000001U, 0x00000001U); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static unsigned long psu_serdes_init_data(void) |
||||
{ |
||||
psu_mask_write(0xFD410000, 0x0000001FU, 0x0000000DU); |
||||
psu_mask_write(0xFD410004, 0x0000001FU, 0x00000009U); |
||||
psu_mask_write(0xFD402860, 0x00000080U, 0x00000080U); |
||||
psu_mask_write(0xFD402864, 0x00000084U, 0x00000004U); |
||||
psu_mask_write(0xFD406368, 0x000000FFU, 0x00000058U); |
||||
psu_mask_write(0xFD40636C, 0x00000007U, 0x00000003U); |
||||
psu_mask_write(0xFD406370, 0x000000FFU, 0x0000007CU); |
||||
psu_mask_write(0xFD406374, 0x000000FFU, 0x00000033U); |
||||
psu_mask_write(0xFD406378, 0x000000FFU, 0x00000002U); |
||||
psu_mask_write(0xFD40637C, 0x00000033U, 0x00000030U); |
||||
psu_mask_write(0xFD4010CC, 0x00000020U, 0x00000020U); |
||||
psu_mask_write(0xFD401074, 0x00000010U, 0x00000010U); |
||||
psu_mask_write(0xFD405074, 0x00000010U, 0x00000010U); |
||||
psu_mask_write(0xFD409074, 0x00000010U, 0x00000010U); |
||||
psu_mask_write(0xFD40D074, 0x00000010U, 0x00000010U); |
||||
psu_mask_write(0xFD40189C, 0x00000080U, 0x00000080U); |
||||
psu_mask_write(0xFD4018F8, 0x000000FFU, 0x00000064U); |
||||
psu_mask_write(0xFD4018FC, 0x000000FFU, 0x00000064U); |
||||
psu_mask_write(0xFD401990, 0x000000FFU, 0x00000011U); |
||||
psu_mask_write(0xFD401924, 0x000000FFU, 0x00000004U); |
||||
psu_mask_write(0xFD401928, 0x000000FFU, 0x000000FEU); |
||||
psu_mask_write(0xFD401900, 0x000000FFU, 0x00000064U); |
||||
psu_mask_write(0xFD40192C, 0x000000FFU, 0x00000000U); |
||||
psu_mask_write(0xFD401980, 0x000000FFU, 0x000000FFU); |
||||
psu_mask_write(0xFD401914, 0x000000FFU, 0x000000F7U); |
||||
psu_mask_write(0xFD401918, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD401940, 0x000000FFU, 0x000000F7U); |
||||
psu_mask_write(0xFD401944, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD401994, 0x00000007U, 0x00000007U); |
||||
psu_mask_write(0xFD405994, 0x00000007U, 0x00000007U); |
||||
psu_mask_write(0xFD409994, 0x00000007U, 0x00000007U); |
||||
psu_mask_write(0xFD40D994, 0x00000007U, 0x00000007U); |
||||
psu_mask_write(0xFD40107C, 0x0000000FU, 0x00000001U); |
||||
psu_mask_write(0xFD40507C, 0x0000000FU, 0x00000001U); |
||||
psu_mask_write(0xFD40907C, 0x0000000FU, 0x00000001U); |
||||
psu_mask_write(0xFD40D07C, 0x0000000FU, 0x00000001U); |
||||
psu_mask_write(0xFD4019A4, 0x000000FFU, 0x000000FFU); |
||||
psu_mask_write(0xFD401038, 0x00000040U, 0x00000040U); |
||||
psu_mask_write(0xFD40102C, 0x00000040U, 0x00000040U); |
||||
psu_mask_write(0xFD4059A4, 0x000000FFU, 0x000000FFU); |
||||
psu_mask_write(0xFD405038, 0x00000040U, 0x00000040U); |
||||
psu_mask_write(0xFD40502C, 0x00000040U, 0x00000040U); |
||||
psu_mask_write(0xFD4099A4, 0x000000FFU, 0x000000FFU); |
||||
psu_mask_write(0xFD409038, 0x00000040U, 0x00000040U); |
||||
psu_mask_write(0xFD40902C, 0x00000040U, 0x00000040U); |
||||
psu_mask_write(0xFD40D9A4, 0x000000FFU, 0x000000FFU); |
||||
psu_mask_write(0xFD40D038, 0x00000040U, 0x00000040U); |
||||
psu_mask_write(0xFD40D02C, 0x00000040U, 0x00000040U); |
||||
psu_mask_write(0xFD4019AC, 0x00000003U, 0x00000000U); |
||||
psu_mask_write(0xFD4059AC, 0x00000003U, 0x00000000U); |
||||
psu_mask_write(0xFD4099AC, 0x00000003U, 0x00000000U); |
||||
psu_mask_write(0xFD40D9AC, 0x00000003U, 0x00000000U); |
||||
psu_mask_write(0xFD401978, 0x00000010U, 0x00000010U); |
||||
psu_mask_write(0xFD405978, 0x00000010U, 0x00000010U); |
||||
psu_mask_write(0xFD409978, 0x00000010U, 0x00000010U); |
||||
psu_mask_write(0xFD40D978, 0x00000010U, 0x00000010U); |
||||
psu_mask_write(0xFD3D001C, 0xFFFFFFFFU, 0x00000001U); |
||||
psu_mask_write(0xFD480314, 0xFFFFFFFFU, 0x00000004U); |
||||
psu_mask_write(0xFD410010, 0x00000077U, 0x00000041U); |
||||
psu_mask_write(0xFD404CB4, 0x00000037U, 0x00000037U); |
||||
psu_mask_write(0xFD4041D8, 0x00000001U, 0x00000001U); |
||||
psu_mask_write(0xFD404CC0, 0x0000001FU, 0x00000000U); |
||||
psu_mask_write(0xFD404048, 0x000000FFU, 0x00000000U); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static unsigned long psu_resetout_init_data(void) |
||||
{ |
||||
psu_mask_write(0xFF5E023C, 0x00000800U, 0x00000000U); |
||||
psu_mask_write(0xFF5E023C, 0x00000280U, 0x00000000U); |
||||
psu_mask_write(0xFF5E0230, 0x00000004U, 0x00000000U); |
||||
psu_mask_write(0xFD1A0100, 0x000C0000U, 0x00000000U); |
||||
psu_mask_write(0xFD1A0100, 0x00010000U, 0x00000000U); |
||||
psu_mask_write(0xFD4A0200, 0x00000002U, 0x00000000U); |
||||
psu_mask_write(0xFD4A0238, 0x0000000FU, 0x00000000U); |
||||
psu_mask_write(0xFE30C200, 0x00023FFFU, 0x00022457U); |
||||
psu_mask_write(0xFE30C630, 0x003FFF00U, 0x00000000U); |
||||
psu_mask_write(0xFE30C12C, 0x00004000U, 0x00004000U); |
||||
psu_mask_write(0xFE30C11C, 0x00000400U, 0x00000400U); |
||||
psu_mask_write(0xFD480064, 0x00000200U, 0x00000200U); |
||||
psu_mask_write(0xFD48001C, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD480020, 0x0000FFFFU, 0x0000FFF0U); |
||||
psu_mask_write(0xFD480024, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD480028, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD48002C, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD480030, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD480034, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD480038, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD48003C, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD480040, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD480044, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD480048, 0x0000FFFFU, 0x00000000U); |
||||
psu_mask_write(0xFD48006C, 0x00000738U, 0x00000138U); |
||||
psu_mask_write(0xFD4800C8, 0x0000FFF0U, 0x00000000U); |
||||
psu_mask_write(0xFD4801A4, 0x000007FFU, 0x00000172U); |
||||
psu_mask_write(0xFD4801A8, 0x00003FFFU, 0x00000248U); |
||||
psu_mask_write(0xFD4801AC, 0x000007FFU, 0x00000008U); |
||||
psu_mask_write(0xFD4801B0, 0x000007FFU, 0x00000020U); |
||||
psu_mask_write(0xFD4801B4, 0x0000FFFFU, 0x00007E04U); |
||||
psu_mask_write(0xFD480088, 0x0000FFFFU, 0x00000100U); |
||||
psu_mask_write(0xFD4800D4, 0x000000FFU, 0x00000060U); |
||||
psu_mask_write(0xFD4800A4, 0x000003FFU, 0x00000060U); |
||||
psu_mask_write(0xFD480184, 0x00000FFFU, 0x00000041U); |
||||
psu_mask_write(0xFD480190, 0x00000040U, 0x00000040U); |
||||
psu_mask_write(0xFD480194, 0x0000FFE2U, 0x00000000U); |
||||
psu_mask_write(0xFD480200, 0xFFFFFFFFU, 0x10EED011U); |
||||
psu_mask_write(0xFD480204, 0xFFFFFFFFU, 0x10EE0007U); |
||||
psu_mask_write(0xFD480208, 0x000000FFU, 0x00000000U); |
||||
psu_mask_write(0xFD480060, 0x0000FFFFU, 0x00008000U); |
||||
psu_mask_write(0xFD480064, 0x000001FFU, 0x00000105U); |
||||
psu_mask_write(0xFD0E0000, 0x00000007U, 0x00000000U); |
||||
psu_mask_write(0xFD480010, 0x00001000U, 0x00000000U); |
||||
psu_mask_write(0xFD480164, 0x00001FFEU, 0x00000000U); |
||||
psu_mask_write(0xFD4800AC, 0x00000F00U, 0x00000000U); |
||||
psu_mask_write(0xFD4800B4, 0x00000007U, 0x00000000U); |
||||
psu_mask_write(0xFD48031C, 0x00000002U, 0x00000000U); |
||||
psu_mask_write(0xFD48008C, 0x00003000U, 0x00000000U); |
||||
psu_mask_write(0xFD480094, 0x00004000U, 0x00004000U); |
||||
psu_mask_write(0xFD1A0100, 0x00020000U, 0x00000000U); |
||||
mask_poll(0xFD4023E4, 0x00000010U); |
||||
mask_poll(0xFD4063E4, 0x00000010U); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static unsigned long psu_resetin_init_data(void) |
||||
{ |
||||
psu_mask_write(0xFF5E023C, 0x00000A80U, 0x00000A80U); |
||||
psu_mask_write(0xFF5E0230, 0x00000004U, 0x00000004U); |
||||
psu_mask_write(0xFD1A0100, 0x000E0000U, 0x000E0000U); |
||||
psu_mask_write(0xFD4A0238, 0x0000000FU, 0x0000000AU); |
||||
psu_mask_write(0xFD4A0200, 0x00000002U, 0x00000002U); |
||||
psu_mask_write(0xFD1A0100, 0x00010000U, 0x00010000U); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static unsigned long psu_afi_config(void) |
||||
{ |
||||
psu_mask_write(0xFD1A0100, 0x00001F80U, 0x00000000U); |
||||
psu_mask_write(0xFF5E023C, 0x00080000U, 0x00000000U); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static unsigned long psu_ddr_phybringup_data(void) |
||||
{ |
||||
unsigned int regval = 0; |
||||
unsigned int pll_retry = 10; |
||||
unsigned int pll_locked = 0; |
||||
|
||||
while ((pll_retry > 0) && (!pll_locked)) { |
||||
Xil_Out32(0xFD080004, 0x00040010); |
||||
Xil_Out32(0xFD080004, 0x00040011); |
||||
|
||||
while ((Xil_In32(0xFD080030) & 0x1) != 1) |
||||
; |
||||
|
||||
pll_locked = (Xil_In32(0xFD080030) & 0x80000000) >> 31; |
||||
pll_locked &= (Xil_In32(0xFD0807E0) & 0x10000) >> 16; |
||||
pll_locked &= (Xil_In32(0xFD0809E0) & 0x10000) >> 16; |
||||
pll_locked &= (Xil_In32(0xFD080BE0) & 0x10000) >> 16; |
||||
pll_locked &= (Xil_In32(0xFD080DE0) & 0x10000) >> 16; |
||||
pll_retry--; |
||||
} |
||||
Xil_Out32(0xFD0800C0, Xil_In32(0xFD0800C0) | (pll_retry << 16)); |
||||
Xil_Out32(0xFD080004U, 0x00040063U); |
||||
|
||||
while ((Xil_In32(0xFD080030U) & 0x0000000FU) != 0x0000000FU) |
||||
; |
||||
prog_reg(0xFD080004U, 0x00000001U, 0x00000000U, 0x00000001U); |
||||
|
||||
while ((Xil_In32(0xFD080030U) & 0x000000FFU) != 0x0000001FU) |
||||
; |
||||
Xil_Out32(0xFD0701B0U, 0x00000001U); |
||||
Xil_Out32(0xFD070320U, 0x00000001U); |
||||
while ((Xil_In32(0xFD070004U) & 0x0000000FU) != 0x00000001U) |
||||
; |
||||
prog_reg(0xFD080014U, 0x00000040U, 0x00000006U, 0x00000001U); |
||||
Xil_Out32(0xFD080004, 0x0004FE01); |
||||
regval = Xil_In32(0xFD080030); |
||||
while (regval != 0x80000FFF) |
||||
regval = Xil_In32(0xFD080030); |
||||
|
||||
Xil_Out32(0xFD080200U, 0x100091C7U); |
||||
Xil_Out32(0xFD080018U, 0x00F01EEFU); |
||||
prog_reg(0xFD08001CU, 0x00000018U, 0x00000003U, 0x00000003U); |
||||
prog_reg(0xFD08142CU, 0x00000030U, 0x00000004U, 0x00000003U); |
||||
prog_reg(0xFD08146CU, 0x00000030U, 0x00000004U, 0x00000003U); |
||||
prog_reg(0xFD0814ACU, 0x00000030U, 0x00000004U, 0x00000003U); |
||||
prog_reg(0xFD0814ECU, 0x00000030U, 0x00000004U, 0x00000003U); |
||||
prog_reg(0xFD08152CU, 0x00000030U, 0x00000004U, 0x00000003U); |
||||
|
||||
Xil_Out32(0xFD080004, 0x00060001); |
||||
regval = Xil_In32(0xFD080030); |
||||
while ((regval & 0x80004001) != 0x80004001) |
||||
|
||||
regval = Xil_In32(0xFD080030); |
||||
|
||||
prog_reg(0xFD08001CU, 0x00000018U, 0x00000003U, 0x00000000U); |
||||
prog_reg(0xFD08142CU, 0x00000030U, 0x00000004U, 0x00000000U); |
||||
prog_reg(0xFD08146CU, 0x00000030U, 0x00000004U, 0x00000000U); |
||||
prog_reg(0xFD0814ACU, 0x00000030U, 0x00000004U, 0x00000000U); |
||||
prog_reg(0xFD0814ECU, 0x00000030U, 0x00000004U, 0x00000000U); |
||||
prog_reg(0xFD08152CU, 0x00000030U, 0x00000004U, 0x00000000U); |
||||
|
||||
Xil_Out32(0xFD080200U, 0x800091C7U); |
||||
Xil_Out32(0xFD080018U, 0x00F122E7U); |
||||
|
||||
Xil_Out32(0xFD080004, 0x0000C001); |
||||
regval = Xil_In32(0xFD080030); |
||||
while ((regval & 0x80000C01) != 0x80000C01) |
||||
|
||||
regval = Xil_In32(0xFD080030); |
||||
|
||||
Xil_Out32(0xFD070180U, 0x01000040U); |
||||
Xil_Out32(0xFD070060U, 0x00000000U); |
||||
prog_reg(0xFD080014U, 0x00000040U, 0x00000006U, 0x00000000U); |
||||
|
||||
return 1; |
||||
} |
||||
|
||||
static int serdes_enb_coarse_saturation(void) |
||||
{ |
||||
Xil_Out32(0xFD402094, 0x00000010); |
||||
Xil_Out32(0xFD406094, 0x00000010); |
||||
Xil_Out32(0xFD40A094, 0x00000010); |
||||
Xil_Out32(0xFD40E094, 0x00000010); |
||||
return 1; |
||||
} |
||||
|
||||
static int serdes_fixcal_code(void) |
||||
{ |
||||
int maskstatus = 1; |
||||
unsigned int rdata = 0; |
||||
unsigned int match_pmos_code[23]; |
||||
unsigned int match_nmos_code[23]; |
||||
unsigned int match_ical_code[7]; |
||||
unsigned int match_rcal_code[7]; |
||||
unsigned int p_code = 0; |
||||
unsigned int n_code = 0; |
||||
unsigned int i_code = 0; |
||||
unsigned int r_code = 0; |
||||
unsigned int repeat_count = 0; |
||||
unsigned int L3_TM_CALIB_DIG20 = 0; |
||||
unsigned int L3_TM_CALIB_DIG19 = 0; |
||||
unsigned int L3_TM_CALIB_DIG18 = 0; |
||||
unsigned int L3_TM_CALIB_DIG16 = 0; |
||||
unsigned int L3_TM_CALIB_DIG15 = 0; |
||||
unsigned int L3_TM_CALIB_DIG14 = 0; |
||||
int i = 0; |
||||
int count = 0; |
||||
|
||||
rdata = Xil_In32(0xFD40289C); |
||||
rdata = rdata & ~0x03; |
||||
rdata = rdata | 0x1; |
||||
Xil_Out32(0xFD40289C, rdata); |
||||
|
||||
do { |
||||
if (count == 1100000) |
||||
break; |
||||
rdata = Xil_In32(0xFD402B1C); |
||||
count++; |
||||
} while ((rdata & 0x0000000E) != 0x0000000E); |
||||
|
||||
for (i = 0; i < 23; i++) { |
||||
match_pmos_code[i] = 0; |
||||
match_nmos_code[i] = 0; |
||||
} |
||||
for (i = 0; i < 7; i++) { |
||||
match_ical_code[i] = 0; |
||||
match_rcal_code[i] = 0; |
||||
} |
||||
|
||||
do { |
||||
Xil_Out32(0xFD410010, 0x00000000); |
||||
Xil_Out32(0xFD410014, 0x00000000); |
||||
|
||||
Xil_Out32(0xFD410010, 0x00000001); |
||||
Xil_Out32(0xFD410014, 0x00000000); |
||||
|
||||
maskstatus = mask_poll(0xFD40EF14, 0x2); |
||||
if (maskstatus == 0) { |
||||
/* xil_printf("#SERDES initialization timed out\n\r");*/ |
||||
return maskstatus; |
||||
} |
||||
|
||||
p_code = mask_read(0xFD40EF18, 0xFFFFFFFF); |
||||
n_code = mask_read(0xFD40EF1C, 0xFFFFFFFF); |
||||
; |
||||
i_code = mask_read(0xFD40EF24, 0xFFFFFFFF); |
||||
r_code = mask_read(0xFD40EF28, 0xFFFFFFFF); |
||||
; |
||||
|
||||
if ((p_code >= 0x26) && (p_code <= 0x3C)) |
||||
match_pmos_code[p_code - 0x26] += 1; |
||||
|
||||
if ((n_code >= 0x26) && (n_code <= 0x3C)) |
||||
match_nmos_code[n_code - 0x26] += 1; |
||||
|
||||
if ((i_code >= 0xC) && (i_code <= 0x12)) |
||||
match_ical_code[i_code - 0xC] += 1; |
||||
|
||||
if ((r_code >= 0x6) && (r_code <= 0xC)) |
||||
match_rcal_code[r_code - 0x6] += 1; |
||||
|
||||
} while (repeat_count++ < 10); |
||||
|
||||
for (i = 0; i < 23; i++) { |
||||
if (match_pmos_code[i] >= match_pmos_code[0]) { |
||||
match_pmos_code[0] = match_pmos_code[i]; |
||||
p_code = 0x26 + i; |
||||
} |
||||
if (match_nmos_code[i] >= match_nmos_code[0]) { |
||||
match_nmos_code[0] = match_nmos_code[i]; |
||||
n_code = 0x26 + i; |
||||
} |
||||
} |
||||
|
||||
for (i = 0; i < 7; i++) { |
||||
if (match_ical_code[i] >= match_ical_code[0]) { |
||||
match_ical_code[0] = match_ical_code[i]; |
||||
i_code = 0xC + i; |
||||
} |
||||
if (match_rcal_code[i] >= match_rcal_code[0]) { |
||||
match_rcal_code[0] = match_rcal_code[i]; |
||||
r_code = 0x6 + i; |
||||
} |
||||
} |
||||
|
||||
L3_TM_CALIB_DIG20 = mask_read(0xFD40EC50, 0xFFFFFFF0); |
||||
L3_TM_CALIB_DIG20 = L3_TM_CALIB_DIG20 | 0x8 | ((p_code >> 2) & 0x7); |
||||
|
||||
L3_TM_CALIB_DIG19 = mask_read(0xFD40EC4C, 0xFFFFFF18); |
||||
L3_TM_CALIB_DIG19 = L3_TM_CALIB_DIG19 | ((p_code & 0x3) << 6) |
||||
| 0x20 | 0x4 | ((n_code >> 3) & 0x3); |
||||
|
||||
L3_TM_CALIB_DIG18 = mask_read(0xFD40EC48, 0xFFFFFF0F); |
||||
L3_TM_CALIB_DIG18 = L3_TM_CALIB_DIG18 | ((n_code & 0x7) << 5) | 0x10; |
||||
|
||||
L3_TM_CALIB_DIG16 = mask_read(0xFD40EC40, 0xFFFFFFF8); |
||||
L3_TM_CALIB_DIG16 = L3_TM_CALIB_DIG16 | ((r_code >> 1) & 0x7); |
||||
|
||||
L3_TM_CALIB_DIG15 = mask_read(0xFD40EC3C, 0xFFFFFF30); |
||||
L3_TM_CALIB_DIG15 = L3_TM_CALIB_DIG15 | ((r_code & 0x1) << 7) |
||||
| 0x40 | 0x8 | ((i_code >> 1) & 0x7); |
||||
|
||||
L3_TM_CALIB_DIG14 = mask_read(0xFD40EC38, 0xFFFFFF3F); |
||||
L3_TM_CALIB_DIG14 = L3_TM_CALIB_DIG14 | ((i_code & 0x1) << 7) | 0x40; |
||||
|
||||
Xil_Out32(0xFD40EC50, L3_TM_CALIB_DIG20); |
||||
Xil_Out32(0xFD40EC4C, L3_TM_CALIB_DIG19); |
||||
Xil_Out32(0xFD40EC48, L3_TM_CALIB_DIG18); |
||||
Xil_Out32(0xFD40EC40, L3_TM_CALIB_DIG16); |
||||
Xil_Out32(0xFD40EC3C, L3_TM_CALIB_DIG15); |
||||
Xil_Out32(0xFD40EC38, L3_TM_CALIB_DIG14); |
||||
return maskstatus; |
||||
} |
||||
|
||||
static int init_serdes(void) |
||||
{ |
||||
int status = 1; |
||||
|
||||
status &= psu_resetin_init_data(); |
||||
|
||||
status &= serdes_fixcal_code(); |
||||
status &= serdes_enb_coarse_saturation(); |
||||
|
||||
status &= psu_serdes_init_data(); |
||||
status &= psu_resetout_init_data(); |
||||
|
||||
return status; |
||||
} |
||||
|
||||
static void init_peripheral(void) |
||||
{ |
||||
psu_mask_write(0xFD5F0018, 0x8000001FU, 0x8000001FU); |
||||
} |
||||
|
||||
int psu_init(void) |
||||
{ |
||||
int status = 1; |
||||
|
||||
status &= psu_mio_init_data(); |
||||
status &= psu_pll_init_data(); |
||||
status &= psu_clock_init_data(); |
||||
status &= psu_ddr_init_data(); |
||||
status &= psu_ddr_phybringup_data(); |
||||
status &= psu_peripherals_init_data(); |
||||
status &= init_serdes(); |
||||
init_peripheral(); |
||||
|
||||
status &= psu_afi_config(); |
||||
|
||||
if (status == 0) |
||||
return 1; |
||||
return 0; |
||||
} |
||||
@ -0,0 +1,86 @@ |
||||
CONFIG_ARM=y |
||||
CONFIG_SYS_CONFIG_NAME="xilinx_zynqmp_zc1751_xm017_dc3" |
||||
CONFIG_ARCH_ZYNQMP=y |
||||
CONFIG_SYS_TEXT_BASE=0x8000000 |
||||
CONFIG_SYS_MALLOC_F_LEN=0x8000 |
||||
CONFIG_SPL=y |
||||
CONFIG_IDENT_STRING=" Xilinx ZynqMP ZC1751 xm017 dc3" |
||||
CONFIG_ZYNQMP_USB=y |
||||
CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zc1751-xm017-dc3" |
||||
CONFIG_DEBUG_UART=y |
||||
CONFIG_AHCI=y |
||||
CONFIG_DISTRO_DEFAULTS=y |
||||
CONFIG_FIT=y |
||||
CONFIG_FIT_VERBOSE=y |
||||
CONFIG_SPL_LOAD_FIT=y |
||||
# CONFIG_DISPLAY_CPUINFO is not set |
||||
# CONFIG_DISPLAY_BOARDINFO is not set |
||||
CONFIG_SPL_OS_BOOT=y |
||||
CONFIG_SPL_RAM_SUPPORT=y |
||||
CONFIG_SPL_RAM_DEVICE=y |
||||
CONFIG_SPL_ATF=y |
||||
CONFIG_SYS_PROMPT="ZynqMP> " |
||||
CONFIG_CMD_MEMTEST=y |
||||
CONFIG_CMD_CLK=y |
||||
CONFIG_CMD_DFU=y |
||||
# CONFIG_CMD_FLASH is not set |
||||
CONFIG_CMD_FPGA_LOADBP=y |
||||
CONFIG_CMD_FPGA_LOADP=y |
||||
CONFIG_CMD_GPIO=y |
||||
CONFIG_CMD_GPT=y |
||||
CONFIG_CMD_I2C=y |
||||
CONFIG_CMD_MMC=y |
||||
CONFIG_CMD_USB=y |
||||
CONFIG_CMD_TFTPPUT=y |
||||
CONFIG_CMD_TIME=y |
||||
CONFIG_CMD_TIMER=y |
||||
CONFIG_CMD_EXT4_WRITE=y |
||||
# CONFIG_SPL_ISO_PARTITION is not set |
||||
CONFIG_SPL_OF_CONTROL=y |
||||
CONFIG_OF_EMBED=y |
||||
CONFIG_NET_RANDOM_ETHADDR=y |
||||
CONFIG_SPL_DM=y |
||||
CONFIG_SPL_DM_SEQ_ALIAS=y |
||||
CONFIG_SCSI_AHCI=y |
||||
CONFIG_SATA_CEVA=y |
||||
CONFIG_CLK_ZYNQMP=y |
||||
CONFIG_DFU_RAM=y |
||||
CONFIG_FPGA_XILINX=y |
||||
CONFIG_FPGA_ZYNQMPPL=y |
||||
CONFIG_DM_GPIO=y |
||||
CONFIG_DM_I2C=y |
||||
CONFIG_SYS_I2C_CADENCE=y |
||||
CONFIG_MISC=y |
||||
CONFIG_DM_MMC=y |
||||
CONFIG_MMC_SDHCI=y |
||||
CONFIG_MMC_SDHCI_ZYNQ=y |
||||
CONFIG_NAND=y |
||||
CONFIG_NAND_ARASAN=y |
||||
CONFIG_PHY_MARVELL=y |
||||
CONFIG_PHY_NATSEMI=y |
||||
CONFIG_PHY_REALTEK=y |
||||
CONFIG_PHY_TI=y |
||||
CONFIG_PHY_VITESSE=y |
||||
CONFIG_PHY_FIXED=y |
||||
CONFIG_DM_ETH=y |
||||
CONFIG_PHY_GIGE=y |
||||
CONFIG_ZYNQ_GEM=y |
||||
CONFIG_SCSI=y |
||||
CONFIG_DM_SCSI=y |
||||
CONFIG_DEBUG_UART_ZYNQ=y |
||||
CONFIG_DEBUG_UART_BASE=0xff010000 |
||||
CONFIG_DEBUG_UART_CLOCK=100000000 |
||||
CONFIG_DEBUG_UART_ANNOUNCE=y |
||||
CONFIG_ZYNQ_SERIAL=y |
||||
CONFIG_USB=y |
||||
CONFIG_USB_XHCI_HCD=y |
||||
CONFIG_USB_XHCI_DWC3=y |
||||
CONFIG_USB_XHCI_ZYNQMP=y |
||||
CONFIG_USB_DWC3=y |
||||
CONFIG_USB_DWC3_GADGET=y |
||||
CONFIG_USB_ULPI_VIEWPORT=y |
||||
CONFIG_USB_ULPI=y |
||||
CONFIG_USB_STORAGE=y |
||||
CONFIG_USB_GADGET=y |
||||
CONFIG_USB_GADGET_DOWNLOAD=y |
||||
CONFIG_EFI_LOADER_BOUNCE_BUFFER=y |
||||
@ -0,0 +1,20 @@ |
||||
/*
|
||||
* Configuration for Xilinx ZynqMP zc1751 XM017 DC3 |
||||
* |
||||
* (C) Copyright 2015 Xilinx, Inc. |
||||
* Michal Simek <michal.simek@xilinx.com> |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0+ |
||||
*/ |
||||
|
||||
#ifndef __CONFIG_ZYNQMP_ZC1751_XM017_DC3_H |
||||
#define __CONFIG_ZYNQMP_ZC1751_XM017_DC3_H |
||||
|
||||
#define CONFIG_ZYNQ_SDHCI1 |
||||
|
||||
#define CONFIG_ZYNQMP_XHCI_LIST {ZYNQMP_USB0_XHCI_BASEADDR, \ |
||||
ZYNQMP_USB1_XHCI_BASEADDR} |
||||
|
||||
#include <configs/xilinx_zynqmp.h> |
||||
|
||||
#endif /* __CONFIG_ZYNQMP_ZC1751_XM017_DC3_H */ |
||||
Loading…
Reference in new issue