|
|
|
|
@ -7,8 +7,8 @@ |
|
|
|
|
* Copyright (C) 2000 Silicon Graphics, Inc. |
|
|
|
|
* Modified for further R[236]000 support by Paul M. Antoine, 1996. |
|
|
|
|
* Kevin D. Kissell, kevink@mips.com and Carsten Langgaard, carstenl@mips.com |
|
|
|
|
* Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved. |
|
|
|
|
* Copyright (C) 2003 Maciej W. Rozycki |
|
|
|
|
* Copyright (C) 2000, 07 MIPS Technologies, Inc. |
|
|
|
|
* Copyright (C) 2003, 2004 Maciej W. Rozycki |
|
|
|
|
*/ |
|
|
|
|
#ifndef _ASM_MIPSREGS_H |
|
|
|
|
#define _ASM_MIPSREGS_H |
|
|
|
|
@ -29,6 +29,15 @@ |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Configure language |
|
|
|
|
*/ |
|
|
|
|
#ifdef __ASSEMBLY__ |
|
|
|
|
#define _ULCAST_ |
|
|
|
|
#else |
|
|
|
|
#define _ULCAST_ (unsigned long) |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Coprocessor 0 register names |
|
|
|
|
*/ |
|
|
|
|
#define CP0_INDEX $0 |
|
|
|
|
@ -55,12 +64,15 @@ |
|
|
|
|
#define CP0_XCONTEXT $20 |
|
|
|
|
#define CP0_FRAMEMASK $21 |
|
|
|
|
#define CP0_DIAGNOSTIC $22 |
|
|
|
|
#define CP0_DEBUG $23 |
|
|
|
|
#define CP0_DEPC $24 |
|
|
|
|
#define CP0_PERFORMANCE $25 |
|
|
|
|
#define CP0_ECC $26 |
|
|
|
|
#define CP0_CACHEERR $27 |
|
|
|
|
#define CP0_TAGLO $28 |
|
|
|
|
#define CP0_TAGHI $29 |
|
|
|
|
#define CP0_ERROREPC $30 |
|
|
|
|
#define CP0_DESAVE $31 |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* R4640/R4650 cp0 register names. These registers are listed |
|
|
|
|
@ -82,6 +94,22 @@ |
|
|
|
|
#define CP0_S1_DERRADDR0 $26 |
|
|
|
|
#define CP0_S1_DERRADDR1 $27 |
|
|
|
|
#define CP0_S1_INTCONTROL $20 |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Coprocessor 0 Set 2 register names |
|
|
|
|
*/ |
|
|
|
|
#define CP0_S2_SRSCTL $12 /* MIPSR2 */ |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Coprocessor 0 Set 3 register names |
|
|
|
|
*/ |
|
|
|
|
#define CP0_S3_SRSMAP $12 /* MIPSR2 */ |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* TX39 Series |
|
|
|
|
*/ |
|
|
|
|
#define CP0_TX39_CACHE $7 |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Coprocessor 1 (FPU) register names |
|
|
|
|
*/ |
|
|
|
|
@ -142,9 +170,10 @@ |
|
|
|
|
/*
|
|
|
|
|
* Values for PageMask register |
|
|
|
|
*/ |
|
|
|
|
#include <linux/config.h> |
|
|
|
|
#ifdef CONFIG_CPU_VR41XX |
|
|
|
|
|
|
|
|
|
/* Why doesn't stupidity hurt ... */ |
|
|
|
|
|
|
|
|
|
#define PM_1K 0x00000000 |
|
|
|
|
#define PM_4K 0x00001800 |
|
|
|
|
#define PM_16K 0x00007800 |
|
|
|
|
@ -160,6 +189,8 @@ |
|
|
|
|
#define PM_1M 0x001fe000 |
|
|
|
|
#define PM_4M 0x007fe000 |
|
|
|
|
#define PM_16M 0x01ffe000 |
|
|
|
|
#define PM_64M 0x07ffe000 |
|
|
|
|
#define PM_256M 0x1fffe000 |
|
|
|
|
|
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
@ -173,6 +204,8 @@ |
|
|
|
|
#define PL_1M 20 |
|
|
|
|
#define PL_4M 22 |
|
|
|
|
#define PL_16M 24 |
|
|
|
|
#define PL_64M 26 |
|
|
|
|
#define PL_256M 28 |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Macros to access the system control coprocessor |
|
|
|
|
@ -252,26 +285,26 @@ |
|
|
|
|
/*
|
|
|
|
|
* R4x00 interrupt enable / cause bits |
|
|
|
|
*/ |
|
|
|
|
#define IE_SW0 (1<< 8) |
|
|
|
|
#define IE_SW1 (1<< 9) |
|
|
|
|
#define IE_IRQ0 (1<<10) |
|
|
|
|
#define IE_IRQ1 (1<<11) |
|
|
|
|
#define IE_IRQ2 (1<<12) |
|
|
|
|
#define IE_IRQ3 (1<<13) |
|
|
|
|
#define IE_IRQ4 (1<<14) |
|
|
|
|
#define IE_IRQ5 (1<<15) |
|
|
|
|
#define IE_SW0 (_ULCAST_(1) << 8) |
|
|
|
|
#define IE_SW1 (_ULCAST_(1) << 9) |
|
|
|
|
#define IE_IRQ0 (_ULCAST_(1) << 10) |
|
|
|
|
#define IE_IRQ1 (_ULCAST_(1) << 11) |
|
|
|
|
#define IE_IRQ2 (_ULCAST_(1) << 12) |
|
|
|
|
#define IE_IRQ3 (_ULCAST_(1) << 13) |
|
|
|
|
#define IE_IRQ4 (_ULCAST_(1) << 14) |
|
|
|
|
#define IE_IRQ5 (_ULCAST_(1) << 15) |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* R4x00 interrupt cause bits |
|
|
|
|
*/ |
|
|
|
|
#define C_SW0 (1<< 8) |
|
|
|
|
#define C_SW1 (1<< 9) |
|
|
|
|
#define C_IRQ0 (1<<10) |
|
|
|
|
#define C_IRQ1 (1<<11) |
|
|
|
|
#define C_IRQ2 (1<<12) |
|
|
|
|
#define C_IRQ3 (1<<13) |
|
|
|
|
#define C_IRQ4 (1<<14) |
|
|
|
|
#define C_IRQ5 (1<<15) |
|
|
|
|
#define C_SW0 (_ULCAST_(1) << 8) |
|
|
|
|
#define C_SW1 (_ULCAST_(1) << 9) |
|
|
|
|
#define C_IRQ0 (_ULCAST_(1) << 10) |
|
|
|
|
#define C_IRQ1 (_ULCAST_(1) << 11) |
|
|
|
|
#define C_IRQ2 (_ULCAST_(1) << 12) |
|
|
|
|
#define C_IRQ3 (_ULCAST_(1) << 13) |
|
|
|
|
#define C_IRQ4 (_ULCAST_(1) << 14) |
|
|
|
|
#define C_IRQ5 (_ULCAST_(1) << 15) |
|
|
|
|
|
|
|
|
|
#ifndef _LANGUAGE_ASSEMBLY |
|
|
|
|
/*
|
|
|
|
|
@ -340,6 +373,13 @@ __BUILD_SET_CP0(config,CP0_CONFIG) |
|
|
|
|
#define ST0_CE 0x00020000 |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Setting c0_status.co enables Hit_Writeback and Hit_Writeback_Invalidate |
|
|
|
|
* cacheops in userspace. This bit exists only on RM7000 and RM9000 |
|
|
|
|
* processors. |
|
|
|
|
*/ |
|
|
|
|
#define ST0_CO 0x08000000 |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Bitfields in the R[23]000 cp0 status register. |
|
|
|
|
*/ |
|
|
|
|
#define ST0_IEC 0x00000001 |
|
|
|
|
@ -356,9 +396,14 @@ __BUILD_SET_CP0(config,CP0_CONFIG) |
|
|
|
|
/*
|
|
|
|
|
* Bits specific to the R4640/R4650 |
|
|
|
|
*/ |
|
|
|
|
#define ST0_UM (1 << 4) |
|
|
|
|
#define ST0_IL (1 << 23) |
|
|
|
|
#define ST0_DL (1 << 24) |
|
|
|
|
#define ST0_UM (_ULCAST_(1) << 4) |
|
|
|
|
#define ST0_IL (_ULCAST_(1) << 23) |
|
|
|
|
#define ST0_DL (_ULCAST_(1) << 24) |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Enable the MIPS MDMX and DSP ASEs |
|
|
|
|
*/ |
|
|
|
|
#define ST0_MX 0x01000000 |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Bitfields in the TX39 family CP0 Configuration Register 3 |
|
|
|
|
@ -398,39 +443,40 @@ __BUILD_SET_CP0(config,CP0_CONFIG) |
|
|
|
|
*/ |
|
|
|
|
#define ST0_IM 0x0000ff00 |
|
|
|
|
#define STATUSB_IP0 8 |
|
|
|
|
#define STATUSF_IP0 (1 << 8) |
|
|
|
|
#define STATUSF_IP0 (_ULCAST_(1) << 8) |
|
|
|
|
#define STATUSB_IP1 9 |
|
|
|
|
#define STATUSF_IP1 (1 << 9) |
|
|
|
|
#define STATUSF_IP1 (_ULCAST_(1) << 9) |
|
|
|
|
#define STATUSB_IP2 10 |
|
|
|
|
#define STATUSF_IP2 (1 << 10) |
|
|
|
|
#define STATUSF_IP2 (_ULCAST_(1) << 10) |
|
|
|
|
#define STATUSB_IP3 11 |
|
|
|
|
#define STATUSF_IP3 (1 << 11) |
|
|
|
|
#define STATUSF_IP3 (_ULCAST_(1) << 11) |
|
|
|
|
#define STATUSB_IP4 12 |
|
|
|
|
#define STATUSF_IP4 (1 << 12) |
|
|
|
|
#define STATUSF_IP4 (_ULCAST_(1) << 12) |
|
|
|
|
#define STATUSB_IP5 13 |
|
|
|
|
#define STATUSF_IP5 (1 << 13) |
|
|
|
|
#define STATUSF_IP5 (_ULCAST_(1) << 13) |
|
|
|
|
#define STATUSB_IP6 14 |
|
|
|
|
#define STATUSF_IP6 (1 << 14) |
|
|
|
|
#define STATUSF_IP6 (_ULCAST_(1) << 14) |
|
|
|
|
#define STATUSB_IP7 15 |
|
|
|
|
#define STATUSF_IP7 (1 << 15) |
|
|
|
|
#define STATUSF_IP7 (_ULCAST_(1) << 15) |
|
|
|
|
#define STATUSB_IP8 0 |
|
|
|
|
#define STATUSF_IP8 (1 << 0) |
|
|
|
|
#define STATUSF_IP8 (_ULCAST_(1) << 0) |
|
|
|
|
#define STATUSB_IP9 1 |
|
|
|
|
#define STATUSF_IP9 (1 << 1) |
|
|
|
|
#define STATUSF_IP9 (_ULCAST_(1) << 1) |
|
|
|
|
#define STATUSB_IP10 2 |
|
|
|
|
#define STATUSF_IP10 (1 << 2) |
|
|
|
|
#define STATUSF_IP10 (_ULCAST_(1) << 2) |
|
|
|
|
#define STATUSB_IP11 3 |
|
|
|
|
#define STATUSF_IP11 (1 << 3) |
|
|
|
|
#define STATUSF_IP11 (_ULCAST_(1) << 3) |
|
|
|
|
#define STATUSB_IP12 4 |
|
|
|
|
#define STATUSF_IP12 (1 << 4) |
|
|
|
|
#define STATUSF_IP12 (_ULCAST_(1) << 4) |
|
|
|
|
#define STATUSB_IP13 5 |
|
|
|
|
#define STATUSF_IP13 (1 << 5) |
|
|
|
|
#define STATUSF_IP13 (_ULCAST_(1) << 5) |
|
|
|
|
#define STATUSB_IP14 6 |
|
|
|
|
#define STATUSF_IP14 (1 << 6) |
|
|
|
|
#define STATUSF_IP14 (_ULCAST_(1) << 6) |
|
|
|
|
#define STATUSB_IP15 7 |
|
|
|
|
#define STATUSF_IP15 (1 << 7) |
|
|
|
|
#define STATUSF_IP15 (_ULCAST_(1) << 7) |
|
|
|
|
#define ST0_CH 0x00040000 |
|
|
|
|
#define ST0_SR 0x00100000 |
|
|
|
|
#define ST0_TS 0x00200000 |
|
|
|
|
#define ST0_BEV 0x00400000 |
|
|
|
|
#define ST0_RE 0x02000000 |
|
|
|
|
#define ST0_FR 0x04000000 |
|
|
|
|
@ -447,35 +493,36 @@ __BUILD_SET_CP0(config,CP0_CONFIG) |
|
|
|
|
* Refer to your MIPS R4xx0 manual, chapter 5 for explanation. |
|
|
|
|
*/ |
|
|
|
|
#define CAUSEB_EXCCODE 2 |
|
|
|
|
#define CAUSEF_EXCCODE (31 << 2) |
|
|
|
|
#define CAUSEF_EXCCODE (_ULCAST_(31) << 2) |
|
|
|
|
#define CAUSEB_IP 8 |
|
|
|
|
#define CAUSEF_IP (255 << 8) |
|
|
|
|
#define CAUSEF_IP (_ULCAST_(255) << 8) |
|
|
|
|
#define CAUSEB_IP0 8 |
|
|
|
|
#define CAUSEF_IP0 (1 << 8) |
|
|
|
|
#define CAUSEF_IP0 (_ULCAST_(1) << 8) |
|
|
|
|
#define CAUSEB_IP1 9 |
|
|
|
|
#define CAUSEF_IP1 (1 << 9) |
|
|
|
|
#define CAUSEF_IP1 (_ULCAST_(1) << 9) |
|
|
|
|
#define CAUSEB_IP2 10 |
|
|
|
|
#define CAUSEF_IP2 (1 << 10) |
|
|
|
|
#define CAUSEF_IP2 (_ULCAST_(1) << 10) |
|
|
|
|
#define CAUSEB_IP3 11 |
|
|
|
|
#define CAUSEF_IP3 (1 << 11) |
|
|
|
|
#define CAUSEF_IP3 (_ULCAST_(1) << 11) |
|
|
|
|
#define CAUSEB_IP4 12 |
|
|
|
|
#define CAUSEF_IP4 (1 << 12) |
|
|
|
|
#define CAUSEF_IP4 (_ULCAST_(1) << 12) |
|
|
|
|
#define CAUSEB_IP5 13 |
|
|
|
|
#define CAUSEF_IP5 (1 << 13) |
|
|
|
|
#define CAUSEF_IP5 (_ULCAST_(1) << 13) |
|
|
|
|
#define CAUSEB_IP6 14 |
|
|
|
|
#define CAUSEF_IP6 (1 << 14) |
|
|
|
|
#define CAUSEF_IP6 (_ULCAST_(1) << 14) |
|
|
|
|
#define CAUSEB_IP7 15 |
|
|
|
|
#define CAUSEF_IP7 (1 << 15) |
|
|
|
|
#define CAUSEF_IP7 (_ULCAST_(1) << 15) |
|
|
|
|
#define CAUSEB_IV 23 |
|
|
|
|
#define CAUSEF_IV (1 << 23) |
|
|
|
|
#define CAUSEF_IV (_ULCAST_(1) << 23) |
|
|
|
|
#define CAUSEB_CE 28 |
|
|
|
|
#define CAUSEF_CE (3 << 28) |
|
|
|
|
#define CAUSEF_CE (_ULCAST_(3) << 28) |
|
|
|
|
#define CAUSEB_BD 31 |
|
|
|
|
#define CAUSEF_BD (1 << 31) |
|
|
|
|
#define CAUSEF_BD (_ULCAST_(1) << 31) |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Bits in the coprozessor 0 config register. |
|
|
|
|
* Bits in the coprocessor 0 config register. |
|
|
|
|
*/ |
|
|
|
|
/* Generic bits. */ |
|
|
|
|
#define CONF_CM_CACHABLE_NO_WA 0 |
|
|
|
|
#define CONF_CM_CACHABLE_WA 1 |
|
|
|
|
#define CONF_CM_UNCACHED 2 |
|
|
|
|
@ -485,66 +532,133 @@ __BUILD_SET_CP0(config,CP0_CONFIG) |
|
|
|
|
#define CONF_CM_CACHABLE_CUW 6 |
|
|
|
|
#define CONF_CM_CACHABLE_ACCELERATED 7 |
|
|
|
|
#define CONF_CM_CMASK 7 |
|
|
|
|
#define CONF_DB (1 << 4) |
|
|
|
|
#define CONF_IB (1 << 5) |
|
|
|
|
#define CONF_SC (1 << 17) |
|
|
|
|
#define CONF_AC (1 << 23) |
|
|
|
|
#define CONF_HALT (1 << 25) |
|
|
|
|
#define CONF_BE (_ULCAST_(1) << 15) |
|
|
|
|
|
|
|
|
|
/* Bits common to various processors. */ |
|
|
|
|
#define CONF_CU (_ULCAST_(1) << 3) |
|
|
|
|
#define CONF_DB (_ULCAST_(1) << 4) |
|
|
|
|
#define CONF_IB (_ULCAST_(1) << 5) |
|
|
|
|
#define CONF_DC (_ULCAST_(7) << 6) |
|
|
|
|
#define CONF_IC (_ULCAST_(7) << 9) |
|
|
|
|
#define CONF_EB (_ULCAST_(1) << 13) |
|
|
|
|
#define CONF_EM (_ULCAST_(1) << 14) |
|
|
|
|
#define CONF_SM (_ULCAST_(1) << 16) |
|
|
|
|
#define CONF_SC (_ULCAST_(1) << 17) |
|
|
|
|
#define CONF_EW (_ULCAST_(3) << 18) |
|
|
|
|
#define CONF_EP (_ULCAST_(15)<< 24) |
|
|
|
|
#define CONF_EC (_ULCAST_(7) << 28) |
|
|
|
|
#define CONF_CM (_ULCAST_(1) << 31) |
|
|
|
|
|
|
|
|
|
/* Bits specific to the R4xx0. */ |
|
|
|
|
#define R4K_CONF_SW (_ULCAST_(1) << 20) |
|
|
|
|
#define R4K_CONF_SS (_ULCAST_(1) << 21) |
|
|
|
|
#define R4K_CONF_SB (_ULCAST_(3) << 22) |
|
|
|
|
|
|
|
|
|
/* Bits specific to the R5000. */ |
|
|
|
|
#define R5K_CONF_SE (_ULCAST_(1) << 12) |
|
|
|
|
#define R5K_CONF_SS (_ULCAST_(3) << 20) |
|
|
|
|
|
|
|
|
|
/* Bits specific to the RM7000. */ |
|
|
|
|
#define RM7K_CONF_SE (_ULCAST_(1) << 3) |
|
|
|
|
#define RM7K_CONF_TE (_ULCAST_(1) << 12) |
|
|
|
|
#define RM7K_CONF_CLK (_ULCAST_(1) << 16) |
|
|
|
|
#define RM7K_CONF_TC (_ULCAST_(1) << 17) |
|
|
|
|
#define RM7K_CONF_SI (_ULCAST_(3) << 20) |
|
|
|
|
#define RM7K_CONF_SC (_ULCAST_(1) << 31) |
|
|
|
|
|
|
|
|
|
/* Bits specific to the R10000. */ |
|
|
|
|
#define R10K_CONF_DN (_ULCAST_(3) << 3) |
|
|
|
|
#define R10K_CONF_CT (_ULCAST_(1) << 5) |
|
|
|
|
#define R10K_CONF_PE (_ULCAST_(1) << 6) |
|
|
|
|
#define R10K_CONF_PM (_ULCAST_(3) << 7) |
|
|
|
|
#define R10K_CONF_EC (_ULCAST_(15)<< 9) |
|
|
|
|
#define R10K_CONF_SB (_ULCAST_(1) << 13) |
|
|
|
|
#define R10K_CONF_SK (_ULCAST_(1) << 14) |
|
|
|
|
#define R10K_CONF_SS (_ULCAST_(7) << 16) |
|
|
|
|
#define R10K_CONF_SC (_ULCAST_(7) << 19) |
|
|
|
|
#define R10K_CONF_DC (_ULCAST_(7) << 26) |
|
|
|
|
#define R10K_CONF_IC (_ULCAST_(7) << 29) |
|
|
|
|
|
|
|
|
|
/* Bits specific to the VR41xx. */ |
|
|
|
|
#define VR41_CONF_CS (_ULCAST_(1) << 12) |
|
|
|
|
#define VR41_CONF_P4K (_ULCAST_(1) << 13) |
|
|
|
|
#define VR41_CONF_BP (_ULCAST_(1) << 16) |
|
|
|
|
#define VR41_CONF_M16 (_ULCAST_(1) << 20) |
|
|
|
|
#define VR41_CONF_AD (_ULCAST_(1) << 23) |
|
|
|
|
|
|
|
|
|
/* Bits specific to the R30xx. */ |
|
|
|
|
#define R30XX_CONF_FDM (_ULCAST_(1) << 19) |
|
|
|
|
#define R30XX_CONF_REV (_ULCAST_(1) << 22) |
|
|
|
|
#define R30XX_CONF_AC (_ULCAST_(1) << 23) |
|
|
|
|
#define R30XX_CONF_RF (_ULCAST_(1) << 24) |
|
|
|
|
#define R30XX_CONF_HALT (_ULCAST_(1) << 25) |
|
|
|
|
#define R30XX_CONF_FPINT (_ULCAST_(7) << 26) |
|
|
|
|
#define R30XX_CONF_DBR (_ULCAST_(1) << 29) |
|
|
|
|
#define R30XX_CONF_SB (_ULCAST_(1) << 30) |
|
|
|
|
#define R30XX_CONF_LOCK (_ULCAST_(1) << 31) |
|
|
|
|
|
|
|
|
|
/* Bits specific to the TX49. */ |
|
|
|
|
#define TX49_CONF_DC (_ULCAST_(1) << 16) |
|
|
|
|
#define TX49_CONF_IC (_ULCAST_(1) << 17) /* conflict with CONF_SC */ |
|
|
|
|
#define TX49_CONF_HALT (_ULCAST_(1) << 18) |
|
|
|
|
#define TX49_CONF_CWFON (_ULCAST_(1) << 27) |
|
|
|
|
|
|
|
|
|
/* Bits specific to the MIPS32/64 PRA. */ |
|
|
|
|
#define MIPS_CONF_MT (_ULCAST_(7) << 7) |
|
|
|
|
#define MIPS_CONF_AR (_ULCAST_(7) << 10) |
|
|
|
|
#define MIPS_CONF_AT (_ULCAST_(3) << 13) |
|
|
|
|
#define MIPS_CONF_M (_ULCAST_(1) << 31) |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* R10000 performance counter definitions. |
|
|
|
|
* |
|
|
|
|
* FIXME: The R10000 performance counter opens a nice way to implement CPU |
|
|
|
|
* time accounting with a precission of one cycle. I don't have |
|
|
|
|
* R10000 silicon but just a manual, so ... |
|
|
|
|
*/ |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Events counted by counter #0 |
|
|
|
|
*/ |
|
|
|
|
#define CE0_CYCLES 0 |
|
|
|
|
#define CE0_INSN_ISSUED 1 |
|
|
|
|
#define CE0_LPSC_ISSUED 2 |
|
|
|
|
#define CE0_S_ISSUED 3 |
|
|
|
|
#define CE0_SC_ISSUED 4 |
|
|
|
|
#define CE0_SC_FAILED 5 |
|
|
|
|
#define CE0_BRANCH_DECODED 6 |
|
|
|
|
#define CE0_QW_WB_SECONDARY 7 |
|
|
|
|
#define CE0_CORRECTED_ECC_ERRORS 8 |
|
|
|
|
#define CE0_ICACHE_MISSES 9 |
|
|
|
|
#define CE0_SCACHE_I_MISSES 10 |
|
|
|
|
#define CE0_SCACHE_I_WAY_MISSPREDICTED 11 |
|
|
|
|
#define CE0_EXT_INTERVENTIONS_REQ 12 |
|
|
|
|
#define CE0_EXT_INVALIDATE_REQ 13 |
|
|
|
|
#define CE0_VIRTUAL_COHERENCY_COND 14 |
|
|
|
|
#define CE0_INSN_GRADUATED 15 |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Events counted by counter #1 |
|
|
|
|
*/ |
|
|
|
|
#define CE1_CYCLES 0 |
|
|
|
|
#define CE1_INSN_GRADUATED 1 |
|
|
|
|
#define CE1_LPSC_GRADUATED 2 |
|
|
|
|
#define CE1_S_GRADUATED 3 |
|
|
|
|
#define CE1_SC_GRADUATED 4 |
|
|
|
|
#define CE1_FP_INSN_GRADUATED 5 |
|
|
|
|
#define CE1_QW_WB_PRIMARY 6 |
|
|
|
|
#define CE1_TLB_REFILL 7 |
|
|
|
|
#define CE1_BRANCH_MISSPREDICTED 8 |
|
|
|
|
#define CE1_DCACHE_MISS 9 |
|
|
|
|
#define CE1_SCACHE_D_MISSES 10 |
|
|
|
|
#define CE1_SCACHE_D_WAY_MISSPREDICTED 11 |
|
|
|
|
#define CE1_EXT_INTERVENTION_HITS 12 |
|
|
|
|
#define CE1_EXT_INVALIDATE_REQ 13 |
|
|
|
|
#define CE1_SP_HINT_TO_CEXCL_SC_BLOCKS 14 |
|
|
|
|
#define CE1_SP_HINT_TO_SHARED_SC_BLOCKS 15 |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* These flags define in which priviledge mode the counters count events |
|
|
|
|
*/ |
|
|
|
|
#define CEB_USER 8 /* Count events in user mode, EXL = ERL = 0 */ |
|
|
|
|
#define CEB_SUPERVISOR 4 /* Count events in supvervisor mode EXL = ERL = 0 */ |
|
|
|
|
#define CEB_KERNEL 2 /* Count events in kernel mode EXL = ERL = 0 */ |
|
|
|
|
#define CEB_EXL 1 /* Count events with EXL = 1, ERL = 0 */ |
|
|
|
|
* Bits in the MIPS32/64 PRA coprocessor 0 config registers 1 and above. |
|
|
|
|
*/ |
|
|
|
|
#define MIPS_CONF1_FP (_ULCAST_(1) << 0) |
|
|
|
|
#define MIPS_CONF1_EP (_ULCAST_(1) << 1) |
|
|
|
|
#define MIPS_CONF1_CA (_ULCAST_(1) << 2) |
|
|
|
|
#define MIPS_CONF1_WR (_ULCAST_(1) << 3) |
|
|
|
|
#define MIPS_CONF1_PC (_ULCAST_(1) << 4) |
|
|
|
|
#define MIPS_CONF1_MD (_ULCAST_(1) << 5) |
|
|
|
|
#define MIPS_CONF1_C2 (_ULCAST_(1) << 6) |
|
|
|
|
#define MIPS_CONF1_DA (_ULCAST_(7) << 7) |
|
|
|
|
#define MIPS_CONF1_DL (_ULCAST_(7) << 10) |
|
|
|
|
#define MIPS_CONF1_DS (_ULCAST_(7) << 13) |
|
|
|
|
#define MIPS_CONF1_IA (_ULCAST_(7) << 16) |
|
|
|
|
#define MIPS_CONF1_IL (_ULCAST_(7) << 19) |
|
|
|
|
#define MIPS_CONF1_IS (_ULCAST_(7) << 22) |
|
|
|
|
#define MIPS_CONF1_TLBS (_ULCAST_(63)<< 25) |
|
|
|
|
|
|
|
|
|
#define MIPS_CONF2_SA (_ULCAST_(15)<< 0) |
|
|
|
|
#define MIPS_CONF2_SL (_ULCAST_(15)<< 4) |
|
|
|
|
#define MIPS_CONF2_SS (_ULCAST_(15)<< 8) |
|
|
|
|
#define MIPS_CONF2_SU (_ULCAST_(15)<< 12) |
|
|
|
|
#define MIPS_CONF2_TA (_ULCAST_(15)<< 16) |
|
|
|
|
#define MIPS_CONF2_TL (_ULCAST_(15)<< 20) |
|
|
|
|
#define MIPS_CONF2_TS (_ULCAST_(15)<< 24) |
|
|
|
|
#define MIPS_CONF2_TU (_ULCAST_(7) << 28) |
|
|
|
|
|
|
|
|
|
#define MIPS_CONF3_TL (_ULCAST_(1) << 0) |
|
|
|
|
#define MIPS_CONF3_SM (_ULCAST_(1) << 1) |
|
|
|
|
#define MIPS_CONF3_MT (_ULCAST_(1) << 2) |
|
|
|
|
#define MIPS_CONF3_SP (_ULCAST_(1) << 4) |
|
|
|
|
#define MIPS_CONF3_VINT (_ULCAST_(1) << 5) |
|
|
|
|
#define MIPS_CONF3_VEIC (_ULCAST_(1) << 6) |
|
|
|
|
#define MIPS_CONF3_LPA (_ULCAST_(1) << 7) |
|
|
|
|
#define MIPS_CONF3_DSP (_ULCAST_(1) << 10) |
|
|
|
|
#define MIPS_CONF3_ULRI (_ULCAST_(1) << 13) |
|
|
|
|
|
|
|
|
|
#define MIPS_CONF7_WII (_ULCAST_(1) << 31) |
|
|
|
|
|
|
|
|
|
#define MIPS_CONF7_RPS (_ULCAST_(1) << 2) |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Bits in the MIPS32/64 coprocessor 1 (FPU) revision register. |
|
|
|
|
*/ |
|
|
|
|
#define MIPS_FPIR_S (_ULCAST_(1) << 16) |
|
|
|
|
#define MIPS_FPIR_D (_ULCAST_(1) << 17) |
|
|
|
|
#define MIPS_FPIR_PS (_ULCAST_(1) << 18) |
|
|
|
|
#define MIPS_FPIR_3D (_ULCAST_(1) << 19) |
|
|
|
|
#define MIPS_FPIR_W (_ULCAST_(1) << 20) |
|
|
|
|
#define MIPS_FPIR_L (_ULCAST_(1) << 21) |
|
|
|
|
#define MIPS_FPIR_F64 (_ULCAST_(1) << 22) |
|
|
|
|
|
|
|
|
|
#endif /* _ASM_MIPSREGS_H */ |
|
|
|
|
|
Shinya Kuribayashi
17 years ago
committed by
Shinya Kuribayashi