|
|
@ -2210,7 +2210,7 @@ typedef struct ccsr_gur { |
|
|
|
u32 gpiocr; /* GPIO control */ |
|
|
|
u32 gpiocr; /* GPIO control */ |
|
|
|
#endif |
|
|
|
#endif |
|
|
|
u8 res3[12]; |
|
|
|
u8 res3[12]; |
|
|
|
#if defined(CONFIG_MPC8569) |
|
|
|
#if defined(CONFIG_ARCH_MPC8569) |
|
|
|
u32 plppar1; /* Platform port pin assignment 1 */ |
|
|
|
u32 plppar1; /* Platform port pin assignment 1 */ |
|
|
|
u32 plppar2; /* Platform port pin assignment 2 */ |
|
|
|
u32 plppar2; /* Platform port pin assignment 2 */ |
|
|
|
u32 plpdir1; /* Platform port pin direction 1 */ |
|
|
|
u32 plpdir1; /* Platform port pin direction 1 */ |
|
|
@ -2484,7 +2484,7 @@ typedef struct ccsr_gur { |
|
|
|
u32 svr; /* System version */ |
|
|
|
u32 svr; /* System version */ |
|
|
|
u8 res10[8]; |
|
|
|
u8 res10[8]; |
|
|
|
u32 rstcr; /* Reset control */ |
|
|
|
u32 rstcr; /* Reset control */ |
|
|
|
#if defined(CONFIG_ARCH_MPC8568) || defined(CONFIG_MPC8569) |
|
|
|
#if defined(CONFIG_ARCH_MPC8568) || defined(CONFIG_ARCH_MPC8569) |
|
|
|
u8 res11a[76]; |
|
|
|
u8 res11a[76]; |
|
|
|
par_io_t qe_par_io[7]; |
|
|
|
par_io_t qe_par_io[7]; |
|
|
|
u8 res11b[1600]; |
|
|
|
u8 res11b[1600]; |
|
|
|