This is not needed. On reset wake-on-disconnect is already set. It may a problem during a soft reset or resume, but for now it does not seem important. Also drop the command register update since PCI auto-config does it for us. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>master
parent
1605b10032
commit
278d3a4444
@ -1,29 +0,0 @@ |
||||
/*
|
||||
* From Coreboot |
||||
* Copyright (C) 2008-2009 coresystems GmbH |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0 |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <asm/io.h> |
||||
#include <asm/pci.h> |
||||
#include <asm/arch/pch.h> |
||||
|
||||
void bd82x6x_usb_ehci_init(pci_dev_t dev) |
||||
{ |
||||
u32 reg32; |
||||
|
||||
/* Disable Wake on Disconnect in RMH */ |
||||
reg32 = readl(RCB_REG(0x35b0)); |
||||
reg32 |= 0x22; |
||||
writel(reg32, RCB_REG(0x35b0)); |
||||
|
||||
debug("EHCI: Setting up controller.. "); |
||||
reg32 = x86_pci_read_config32(dev, PCI_COMMAND); |
||||
reg32 |= PCI_COMMAND_MASTER; |
||||
/* reg32 |= PCI_COMMAND_SERR; */ |
||||
x86_pci_write_config32(dev, PCI_COMMAND, reg32); |
||||
|
||||
debug("done.\n"); |
||||
} |
Loading…
Reference in new issue