rockchip: pinctrl: rk3399: fix GPIO2B1 and GPIO2B2 shift value

The shift values for GPIO2B1 and GPIO2B2 had in fact referred to
GPIO2B0 and GPIO2B1, respectively.  This substitutes the correct
values.

Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
master
Philipp Tomsich 7 years ago
parent 81cf7c8d45
commit 339267a08d
  1. 4
      arch/arm/include/asm/arch-rockchip/grf_rk3399.h

@ -325,10 +325,10 @@ check_member(rk3399_pmusgrf_regs, slv_secure_con4, 0xe3d4);
enum { enum {
/* GRF_GPIO2B_IOMUX */ /* GRF_GPIO2B_IOMUX */
GRF_GPIO2B1_SEL_SHIFT = 0, GRF_GPIO2B1_SEL_SHIFT = 2,
GRF_GPIO2B1_SEL_MASK = 3 << GRF_GPIO2B1_SEL_SHIFT, GRF_GPIO2B1_SEL_MASK = 3 << GRF_GPIO2B1_SEL_SHIFT,
GRF_SPI2TPM_RXD = 1, GRF_SPI2TPM_RXD = 1,
GRF_GPIO2B2_SEL_SHIFT = 2, GRF_GPIO2B2_SEL_SHIFT = 4,
GRF_GPIO2B2_SEL_MASK = 3 << GRF_GPIO2B2_SEL_SHIFT, GRF_GPIO2B2_SEL_MASK = 3 << GRF_GPIO2B2_SEL_SHIFT,
GRF_SPI2TPM_TXD = 1, GRF_SPI2TPM_TXD = 1,
GRF_GPIO2B3_SEL_SHIFT = 6, GRF_GPIO2B3_SEL_SHIFT = 6,

Loading…
Cancel
Save