This code is part of battery boot support for i.MX28. Signed-off-by: Marek Vasut <marek.vasut@gmail.com> Cc: Detlev Zundel <dzu@denx.de> Cc: Fabio Estevam <fabio.estevam@freescale.com> Cc: Stefano Babic <sbabic@denx.de> Cc: Wolfgang Denk <wd@denx.de>master
parent
ec4836be6e
commit
3f3255c3d7
@ -0,0 +1,86 @@ |
||||
/*
|
||||
* Freescale i.MX28 Battery measurement init |
||||
* |
||||
* Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com> |
||||
* on behalf of DENX Software Engineering GmbH |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <config.h> |
||||
#include <asm/io.h> |
||||
#include <asm/arch/imx-regs.h> |
||||
|
||||
#include "mx28_init.h" |
||||
|
||||
void mx28_lradc_init(void) |
||||
{ |
||||
struct mx28_lradc_regs *regs = (struct mx28_lradc_regs *)MXS_LRADC_BASE; |
||||
|
||||
writel(LRADC_CTRL0_SFTRST, ®s->hw_lradc_ctrl0_clr); |
||||
writel(LRADC_CTRL0_CLKGATE, ®s->hw_lradc_ctrl0_clr); |
||||
writel(LRADC_CTRL0_ONCHIP_GROUNDREF, ®s->hw_lradc_ctrl0_clr); |
||||
|
||||
clrsetbits_le32(®s->hw_lradc_ctrl3, |
||||
LRADC_CTRL3_CYCLE_TIME_MASK, |
||||
LRADC_CTRL3_CYCLE_TIME_6MHZ); |
||||
|
||||
clrsetbits_le32(®s->hw_lradc_ctrl4, |
||||
LRADC_CTRL4_LRADC7SELECT_MASK | |
||||
LRADC_CTRL4_LRADC6SELECT_MASK, |
||||
LRADC_CTRL4_LRADC7SELECT_CHANNEL7 | |
||||
LRADC_CTRL4_LRADC6SELECT_CHANNEL10); |
||||
} |
||||
|
||||
void mx28_lradc_enable_batt_measurement(void) |
||||
{ |
||||
struct mx28_lradc_regs *regs = (struct mx28_lradc_regs *)MXS_LRADC_BASE; |
||||
|
||||
/* Check if the channel is present at all. */ |
||||
if (!(readl(®s->hw_lradc_status) & LRADC_STATUS_CHANNEL7_PRESENT)) |
||||
return; |
||||
|
||||
writel(LRADC_CTRL1_LRADC7_IRQ_EN, ®s->hw_lradc_ctrl1_clr); |
||||
writel(LRADC_CTRL1_LRADC7_IRQ, ®s->hw_lradc_ctrl1_clr); |
||||
|
||||
clrsetbits_le32(®s->hw_lradc_conversion, |
||||
LRADC_CONVERSION_SCALE_FACTOR_MASK, |
||||
LRADC_CONVERSION_SCALE_FACTOR_LI_ION); |
||||
writel(LRADC_CONVERSION_AUTOMATIC, ®s->hw_lradc_conversion_set); |
||||
|
||||
/* Configure the channel. */ |
||||
writel((1 << 7) << LRADC_CTRL2_DIVIDE_BY_TWO_OFFSET, |
||||
®s->hw_lradc_ctrl2_clr); |
||||
writel(0xffffffff, ®s->hw_lradc_ch7_clr); |
||||
clrbits_le32(®s->hw_lradc_ch7, LRADC_CH_NUM_SAMPLES_MASK); |
||||
writel(LRADC_CH_ACCUMULATE, ®s->hw_lradc_ch7_clr); |
||||
|
||||
/* Schedule the channel. */ |
||||
writel(1 << 7, ®s->hw_lradc_ctrl0_set); |
||||
|
||||
/* Start the channel sampling. */ |
||||
writel(((1 << 7) << LRADC_DELAY_TRIGGER_LRADCS_OFFSET) | |
||||
((1 << 3) << LRADC_DELAY_TRIGGER_DELAYS_OFFSET) | |
||||
100, ®s->hw_lradc_delay3); |
||||
|
||||
writel(0xffffffff, ®s->hw_lradc_ch7_clr); |
||||
|
||||
writel(LRADC_DELAY_KICK, ®s->hw_lradc_delay3_set); |
||||
} |
Loading…
Reference in new issue