|
|
|
@ -1,4 +1,6 @@ |
|
|
|
|
/*
|
|
|
|
|
* Common SPI Interface: Controller-specific definitions |
|
|
|
|
* |
|
|
|
|
* (C) Copyright 2001 |
|
|
|
|
* Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com. |
|
|
|
|
* |
|
|
|
@ -8,8 +10,6 @@ |
|
|
|
|
#ifndef _SPI_H_ |
|
|
|
|
#define _SPI_H_ |
|
|
|
|
|
|
|
|
|
/* Controller-specific definitions: */ |
|
|
|
|
|
|
|
|
|
/* SPI mode flags */ |
|
|
|
|
#define SPI_CPHA 0x01 /* clock phase */ |
|
|
|
|
#define SPI_CPOL 0x02 /* clock polarity */ |
|
|
|
@ -241,11 +241,11 @@ static inline int spi_w8r8(struct spi_slave *slave, unsigned char byte) |
|
|
|
|
* This calls spi_setup_slave() with the correct bus number. Call |
|
|
|
|
* spi_free_slave() to free it later. |
|
|
|
|
* |
|
|
|
|
* @param blob Device tree blob |
|
|
|
|
* @param node SPI peripheral node to use |
|
|
|
|
* @param cs Chip select to use |
|
|
|
|
* @param max_hz Maximum SCK rate in Hz (0 for default) |
|
|
|
|
* @param mode Clock polarity, clock phase and other parameters |
|
|
|
|
* @param blob: Device tree blob |
|
|
|
|
* @param node: SPI peripheral node to use |
|
|
|
|
* @param cs: Chip select to use |
|
|
|
|
* @param max_hz: Maximum SCK rate in Hz (0 for default) |
|
|
|
|
* @param mode: Clock polarity, clock phase and other parameters |
|
|
|
|
* @return pointer to new spi_slave structure |
|
|
|
|
*/ |
|
|
|
|
struct spi_slave *spi_setup_slave_fdt(const void *blob, int node, |
|
|
|
|