|
|
|
@ -96,6 +96,7 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1 |
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
|
|
|
|
|
/* P1011 is single core version of P1020 */ |
|
|
|
|
#elif defined(CONFIG_P1011) |
|
|
|
@ -175,6 +176,7 @@ |
|
|
|
|
#define CONFIG_SYS_QMAN_NUM_PORTALS 3 |
|
|
|
|
#define CONFIG_SYS_BMAN_NUM_PORTALS 3 |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x10000 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_P1020) |
|
|
|
|
#define CONFIG_MAX_CPUS 2 |
|
|
|
@ -216,6 +218,7 @@ |
|
|
|
|
#define CONFIG_SYS_QMAN_NUM_PORTALS 3 |
|
|
|
|
#define CONFIG_SYS_BMAN_NUM_PORTALS 3 |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x10000 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
|
|
|
|
|
/* P1024 is lower end variant of P1020 */ |
|
|
|
|
#elif defined(CONFIG_P1024) |
|
|
|
@ -265,6 +268,7 @@ |
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1 |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 32 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
|
|
|
@ -280,6 +284,7 @@ |
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1 |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 32 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
|
|
|
@ -291,6 +296,7 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4 |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 16 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie" |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P4080) |
|
|
|
|
#define CONFIG_MAX_CPUS 8 |
|
|
|
@ -305,6 +311,7 @@ |
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 2 |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 16 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie" |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPC_A002 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPC_A003 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
|
|
|
@ -330,6 +337,7 @@ |
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1 |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 32 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
|
|
|
@ -345,6 +353,7 @@ |
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 2 |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 32 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
|
|
|
|