On PH1-sLD3, eMMC and NAND are assigned to different I/O pins. Both devices can be enabled at the same time. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>master
parent
ac2a1030e3
commit
67bd9bb80f
Loading…
Reference in new issue