Whitebox
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

powerpc/mpc85xx: SECURE BOOT- NAND secure boot target for P5020 and P5040

Browse Source 
Secure Boot Target is added for NAND for P5020 and P5040.
The Secure boot target has already been added for P3041 by
enabling CONFIG_SYS_RAMBOOT and configuring CPC as SRAM.

The targets for P5020 and P5040 are added in the same manner.

Signed-off-by: Saksham Jain <saksham@freescale.com>
Signed-off-by: Ruchika Gupta <ruchika.gupta@freescale.com>
Signed-off-by: Aneesh Bansal <aneesh.bansal@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
master
Aneesh Bansal 9 years ago committed by York Sun
parent 467a40dfe3
commit 73cc2f50eb
3 changed files with 12 additions and 0 deletions
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Show Stats Download Patch File Download Diff File
  1. 2
      board/freescale/corenet_ds/MAINTAINERS
  2. 5
      configs/P5020DS_NAND_SECURE_BOOT_defconfig
  3. 5
      configs/P5040DS_NAND_SECURE_BOOT_defconfig

2
board/freescale/corenet_ds/MAINTAINERS
Unescape View File

@ -33,3 +33,5 @@ CORENET_DS_SECURE_BOOT BOARD
M: Aneesh Bansal <aneesh.bansal@freescale.com>
S: Maintained
F: configs/P3041DS_NAND_SECURE_BOOT_defconfig
F: configs/P5020DS_NAND_SECURE_BOOT_defconfig
F: configs/P5040DS_NAND_SECURE_BOOT_defconfig

5
configs/P5020DS_NAND_SECURE_BOOT_defconfig
Unescape View File

@ -0,0 +1,5 @@
CONFIG_SYS_EXTRA_OPTIONS="RAMBOOT_PBL,NAND,SECURE_BOOT,SYS_TEXT_BASE=0xFFF40000"
CONFIG_PPC=y
CONFIG_MPC85xx=y
CONFIG_TARGET_P5020DS=y
CONFIG_SPI_FLASH=y

5
configs/P5040DS_NAND_SECURE_BOOT_defconfig
Unescape View File

@ -0,0 +1,5 @@
CONFIG_SYS_EXTRA_OPTIONS="RAMBOOT_PBL,NAND,SECURE_BOOT,SYS_TEXT_BASE=0xFFF40000"
CONFIG_PPC=y
CONFIG_MPC85xx=y
CONFIG_TARGET_P5040DS=y
CONFIG_SPI_FLASH=y
Write Preview
Loading…
Cancel
Save