|
|
|
@ -58,6 +58,18 @@ |
|
|
|
|
#define MAX_MVGBE_DEVS 1 |
|
|
|
|
#define MVGBE0_BASE ORION5X_EGIGA_BASE |
|
|
|
|
|
|
|
|
|
/* Orion5x USB Host controller is port 1 */ |
|
|
|
|
#define MVUSB0_BASE ORION5X_USB20_HOST_PORT_BASE |
|
|
|
|
#define MVUSB0_CPU_ATTR_DRAM_CS0 ORION5X_ATTR_DRAM_CS0 |
|
|
|
|
#define MVUSB0_CPU_ATTR_DRAM_CS1 ORION5X_ATTR_DRAM_CS1 |
|
|
|
|
#define MVUSB0_CPU_ATTR_DRAM_CS2 ORION5X_ATTR_DRAM_CS2 |
|
|
|
|
#define MVUSB0_CPU_ATTR_DRAM_CS3 ORION5X_ATTR_DRAM_CS3 |
|
|
|
|
|
|
|
|
|
/* Kirkwood CPU memory windows */ |
|
|
|
|
#define MVCPU_WIN_CTRL_DATA ORION5X_CPU_WIN_CTRL_DATA |
|
|
|
|
#define MVCPU_WIN_ENABLE ORION5X_WIN_ENABLE |
|
|
|
|
#define MVCPU_WIN_DISABLE ORION5X_WIN_DISABLE |
|
|
|
|
|
|
|
|
|
#define CONFIG_MAX_RAM_BANK_SIZE (64*1024*1024) |
|
|
|
|
|
|
|
|
|
/* include here SoC variants. 5181, 5281, 6183 should go here when
|
|
|
|
|