Use driver model for serial ports. Since Tegra now uses driver model for serial, adjust the definition of V_NS16550_CLK so that it is clear that this is only used for SPL. Signed-off-by: Simon Glass <sjg@chromium.org>master
parent
c369139234
commit
858530a8c0
@ -0,0 +1,38 @@ |
||||
/*
|
||||
* Copyright (c) 2014 Google, Inc |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0+ |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <dm.h> |
||||
#include <ns16550.h> |
||||
#include <serial.h> |
||||
|
||||
static const struct udevice_id tegra_serial_ids[] = { |
||||
{ .compatible = "nvidia,tegra20-uart" }, |
||||
{ } |
||||
}; |
||||
|
||||
static int tegra_serial_ofdata_to_platdata(struct udevice *dev) |
||||
{ |
||||
struct ns16550_platdata *plat = dev_get_platdata(dev); |
||||
int ret; |
||||
|
||||
ret = ns16550_serial_ofdata_to_platdata(dev); |
||||
if (ret) |
||||
return ret; |
||||
plat->clock = V_NS16550_CLK; |
||||
|
||||
return 0; |
||||
} |
||||
U_BOOT_DRIVER(serial_ns16550) = { |
||||
.name = "serial_tegra20", |
||||
.id = UCLASS_SERIAL, |
||||
.of_match = tegra_serial_ids, |
||||
.ofdata_to_platdata = tegra_serial_ofdata_to_platdata, |
||||
.platdata_auto_alloc_size = sizeof(struct ns16550_platdata), |
||||
.priv_auto_alloc_size = sizeof(struct NS16550), |
||||
.probe = ns16550_serial_probe, |
||||
.ops = &ns16550_serial_ops, |
||||
}; |
Loading…
Reference in new issue