Wolfgang Denk
15 years ago
commit
900a1fe8c8
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,51 @@ |
||||
#
|
||||
# (C) Copyright 2009
|
||||
# Marvell Semiconductor <www.marvell.com>
|
||||
# Written-by: Siddarth Gore <gores@marvell.com>
|
||||
#
|
||||
# See file CREDITS for list of people who contributed to this
|
||||
# project.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or
|
||||
# modify it under the terms of the GNU General Public License as
|
||||
# published by the Free Software Foundation; either version 2 of
|
||||
# the License, or (at your option) any later version.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
# You should have received a copy of the GNU General Public License
|
||||
# along with this program; if not, write to the Free Software
|
||||
# Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
||||
# MA 02110-1301 USA
|
||||
#
|
||||
|
||||
include $(TOPDIR)/config.mk |
||||
|
||||
LIB = $(obj)lib$(BOARD).a
|
||||
|
||||
COBJS := guruplug.o
|
||||
|
||||
SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c)
|
||||
OBJS := $(addprefix $(obj),$(COBJS))
|
||||
SOBJS := $(addprefix $(obj),$(SOBJS))
|
||||
|
||||
$(LIB): $(obj).depend $(OBJS) $(SOBJS) |
||||
$(AR) $(ARFLAGS) $@ $(OBJS) $(SOBJS)
|
||||
|
||||
clean: |
||||
rm -f $(SOBJS) $(OBJS)
|
||||
|
||||
distclean: clean |
||||
rm -f $(LIB) core *.bak .depend
|
||||
|
||||
#########################################################################
|
||||
|
||||
# defines $(obj).depend target
|
||||
include $(SRCTREE)/rules.mk |
||||
|
||||
sinclude $(obj).depend |
||||
|
||||
#########################################################################
|
||||
@ -0,0 +1,27 @@ |
||||
#
|
||||
# (C) Copyright 2009
|
||||
# Marvell Semiconductor <www.marvell.com>
|
||||
# Written-by: Siddarth Gore <gores@marvell.com>
|
||||
#
|
||||
# See file CREDITS for list of people who contributed to this
|
||||
# project.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or
|
||||
# modify it under the terms of the GNU General Public License as
|
||||
# published by the Free Software Foundation; either version 2 of
|
||||
# the License, or (at your option) any later version.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
# You should have received a copy of the GNU General Public License
|
||||
# along with this program; if not, write to the Free Software
|
||||
# Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
||||
# MA 02110-1301 USA
|
||||
#
|
||||
|
||||
TEXT_BASE = 0x00600000
|
||||
|
||||
KWD_CONFIG = $(SRCTREE)/board/$(BOARDDIR)/kwbimage.cfg
|
||||
@ -0,0 +1,167 @@ |
||||
/*
|
||||
* (C) Copyright 2009 |
||||
* Marvell Semiconductor <www.marvell.com> |
||||
* Written-by: Siddarth Gore <gores@marvell.com> |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, |
||||
* MA 02110-1301 USA |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <miiphy.h> |
||||
#include <asm/arch/kirkwood.h> |
||||
#include <asm/arch/mpp.h> |
||||
#include "guruplug.h" |
||||
|
||||
DECLARE_GLOBAL_DATA_PTR; |
||||
|
||||
int board_init(void) |
||||
{ |
||||
/*
|
||||
* default gpio configuration |
||||
* There are maximum 64 gpios controlled through 2 sets of registers |
||||
* the below configuration configures mainly initial LED status |
||||
*/ |
||||
kw_config_gpio(GURUPLUG_OE_VAL_LOW, |
||||
GURUPLUG_OE_VAL_HIGH, |
||||
GURUPLUG_OE_LOW, GURUPLUG_OE_HIGH); |
||||
|
||||
/* Multi-Purpose Pins Functionality configuration */ |
||||
u32 kwmpp_config[] = { |
||||
MPP0_NF_IO2, |
||||
MPP1_NF_IO3, |
||||
MPP2_NF_IO4, |
||||
MPP3_NF_IO5, |
||||
MPP4_NF_IO6, |
||||
MPP5_NF_IO7, |
||||
MPP6_SYSRST_OUTn, |
||||
MPP7_GPO, /* GPIO_RST */ |
||||
MPP8_TW_SDA, |
||||
MPP9_TW_SCK, |
||||
MPP10_UART0_TXD, |
||||
MPP11_UART0_RXD, |
||||
MPP12_SD_CLK, |
||||
MPP13_SD_CMD, |
||||
MPP14_SD_D0, |
||||
MPP15_SD_D1, |
||||
MPP16_SD_D2, |
||||
MPP17_SD_D3, |
||||
MPP18_NF_IO0, |
||||
MPP19_NF_IO1, |
||||
MPP20_GE1_0, |
||||
MPP21_GE1_1, |
||||
MPP22_GE1_2, |
||||
MPP23_GE1_3, |
||||
MPP24_GE1_4, |
||||
MPP25_GE1_5, |
||||
MPP26_GE1_6, |
||||
MPP27_GE1_7, |
||||
MPP28_GE1_8, |
||||
MPP29_GE1_9, |
||||
MPP30_GE1_10, |
||||
MPP31_GE1_11, |
||||
MPP32_GE1_12, |
||||
MPP33_GE1_13, |
||||
MPP34_GE1_14, |
||||
MPP35_GE1_15, |
||||
MPP36_GPIO, |
||||
MPP37_GPIO, |
||||
MPP38_GPIO, |
||||
MPP39_GPIO, |
||||
MPP40_TDM_SPI_SCK, |
||||
MPP41_TDM_SPI_MISO, |
||||
MPP42_TDM_SPI_MOSI, |
||||
MPP43_GPIO, |
||||
MPP44_GPIO, |
||||
MPP45_GPIO, |
||||
MPP46_GPIO, /* M_RLED */ |
||||
MPP47_GPIO, /* M_GLED */ |
||||
MPP48_GPIO, /* B_RLED */ |
||||
MPP49_GPIO, /* B_GLED */ |
||||
0 |
||||
}; |
||||
kirkwood_mpp_conf(kwmpp_config); |
||||
|
||||
/*
|
||||
* arch number of board |
||||
*/ |
||||
gd->bd->bi_arch_number = MACH_TYPE_GURUPLUG; |
||||
|
||||
/* adress of boot parameters */ |
||||
gd->bd->bi_boot_params = kw_sdram_bar(0) + 0x100; |
||||
|
||||
return 0; |
||||
} |
||||
|
||||
int dram_init(void) |
||||
{ |
||||
int i; |
||||
|
||||
for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) { |
||||
gd->bd->bi_dram[i].start = kw_sdram_bar(i); |
||||
gd->bd->bi_dram[i].size = kw_sdram_bs(i); |
||||
} |
||||
return 0; |
||||
} |
||||
|
||||
#ifdef CONFIG_RESET_PHY_R |
||||
void mv_phy_88e1121_init(char *name) |
||||
{ |
||||
u16 reg; |
||||
u16 devadr; |
||||
|
||||
if (miiphy_set_current_dev(name)) |
||||
return; |
||||
|
||||
/* command to read PHY dev address */ |
||||
if (miiphy_read(name, 0xEE, 0xEE, (u16 *) &devadr)) { |
||||
printf("Err..%s could not read PHY dev address\n", |
||||
__FUNCTION__); |
||||
return; |
||||
} |
||||
|
||||
/*
|
||||
* Enable RGMII delay on Tx and Rx for CPU port |
||||
* Ref: sec 4.7.2 of chip datasheet |
||||
*/ |
||||
miiphy_write(name, devadr, MV88E1121_PGADR_REG, 2); |
||||
miiphy_read(name, devadr, MV88E1121_MAC_CTRL2_REG, ®); |
||||
reg |= (MV88E1121_RGMII_RXTM_CTRL | MV88E1121_RGMII_TXTM_CTRL); |
||||
miiphy_write(name, devadr, MV88E1121_MAC_CTRL2_REG, reg); |
||||
miiphy_write(name, devadr, MV88E1121_PGADR_REG, 0); |
||||
|
||||
/* reset the phy */ |
||||
if (miiphy_read (name, devadr, PHY_BMCR, ®) != 0) { |
||||
printf("Err..(%s) PHY status read failed\n", __FUNCTION__); |
||||
return; |
||||
} |
||||
if (miiphy_write (name, devadr, PHY_BMCR, reg | 0x8000) != 0) { |
||||
printf("Err..(%s) PHY reset failed\n", __FUNCTION__); |
||||
return; |
||||
} |
||||
|
||||
printf("88E1121 Initialized on %s\n", name); |
||||
} |
||||
|
||||
void reset_phy(void) |
||||
{ |
||||
/* configure and initialize both PHY's */ |
||||
mv_phy_88e1121_init("egiga0"); |
||||
mv_phy_88e1121_init("egiga1"); |
||||
} |
||||
#endif /* CONFIG_RESET_PHY_R */ |
||||
@ -0,0 +1,39 @@ |
||||
/*
|
||||
* (C) Copyright 2009 |
||||
* Marvell Semiconductor <www.marvell.com> |
||||
* Written-by: Siddarth Gore <gores@marvell.com> |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, |
||||
* MA 02110-1301 USA |
||||
*/ |
||||
|
||||
#ifndef __GURUPLUG_H |
||||
#define __GURUPLUG_H |
||||
|
||||
#define GURUPLUG_OE_LOW (~(0)) |
||||
#define GURUPLUG_OE_HIGH (~(0)) |
||||
#define GURUPLUG_OE_VAL_LOW 0 |
||||
#define GURUPLUG_OE_VAL_HIGH (0xf << 16) /* 4 LED Pins high */ |
||||
|
||||
/* PHY related */ |
||||
#define MV88E1121_MAC_CTRL2_REG 21 |
||||
#define MV88E1121_PGADR_REG 22 |
||||
#define MV88E1121_RGMII_TXTM_CTRL (1 << 4) |
||||
#define MV88E1121_RGMII_RXTM_CTRL (1 << 5) |
||||
|
||||
#endif /* __GURUPLUG_H */ |
||||
@ -0,0 +1,162 @@ |
||||
# |
||||
# (C) Copyright 2009 |
||||
# Marvell Semiconductor <www.marvell.com> |
||||
# Written-by: Siddarth Gore <gores@marvell.com> |
||||
# |
||||
# See file CREDITS for list of people who contributed to this |
||||
# project. |
||||
# |
||||
# This program is free software; you can redistribute it and/or |
||||
# modify it under the terms of the GNU General Public License as |
||||
# published by the Free Software Foundation; either version 2 of |
||||
# the License, or (at your option) any later version. |
||||
# |
||||
# This program is distributed in the hope that it will be useful, |
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
# GNU General Public License for more details. |
||||
# |
||||
# You should have received a copy of the GNU General Public License |
||||
# along with this program; if not, write to the Free Software |
||||
# Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, |
||||
# MA 02110-1301 USA |
||||
# |
||||
# Refer docs/README.kwimage for more details about how-to configure |
||||
# and create kirkwood boot image |
||||
# |
||||
|
||||
# Boot Media configurations |
||||
BOOT_FROM nand |
||||
NAND_ECC_MODE default |
||||
NAND_PAGE_SIZE 0x0800 |
||||
|
||||
# SOC registers configuration using bootrom header extension |
||||
# Maximum KWBIMAGE_MAX_CONFIG configurations allowed |
||||
|
||||
# Configure RGMII-0/1 interface pad voltage to 1.8V |
||||
DATA 0xFFD100e0 0x1b1b9b9b |
||||
|
||||
#Dram initalization for SINGLE x16 CL=5 @ 400MHz |
||||
DATA 0xFFD01400 0x43000c30 # DDR Configuration register |
||||
# bit13-0: 0xc30 (3120 DDR2 clks refresh rate) |
||||
# bit23-14: zero |
||||
# bit24: 1= enable exit self refresh mode on DDR access |
||||
# bit25: 1 required |
||||
# bit29-26: zero |
||||
# bit31-30: 01 |
||||
|
||||
DATA 0xFFD01404 0x37543000 # DDR Controller Control Low |
||||
# bit 4: 0=addr/cmd in smame cycle |
||||
# bit 5: 0=clk is driven during self refresh, we don't care for APX |
||||
# bit 6: 0=use recommended falling edge of clk for addr/cmd |
||||
# bit14: 0=input buffer always powered up |
||||
# bit18: 1=cpu lock transaction enabled |
||||
# bit23-20: 5=recommended value for CL=5 and STARTBURST_DEL disabled bit31=0 |
||||
# bit27-24: 7= CL+2, STARTBURST sample stages, for freqs 400MHz, unbuffered DIMM |
||||
# bit30-28: 3 required |
||||
# bit31: 0=no additional STARTBURST delay |
||||
|
||||
DATA 0xFFD01408 0x22125451 # DDR Timing (Low) (active cycles value +1) |
||||
# bit3-0: TRAS lsbs |
||||
# bit7-4: TRCD |
||||
# bit11- 8: TRP |
||||
# bit15-12: TWR |
||||
# bit19-16: TWTR |
||||
# bit20: TRAS msb |
||||
# bit23-21: 0x0 |
||||
# bit27-24: TRRD |
||||
# bit31-28: TRTP |
||||
|
||||
DATA 0xFFD0140C 0x00000a33 # DDR Timing (High) |
||||
# bit6-0: TRFC |
||||
# bit8-7: TR2R |
||||
# bit10-9: TR2W |
||||
# bit12-11: TW2W |
||||
# bit31-13: zero required |
||||
|
||||
DATA 0xFFD01410 0x000000cc # DDR Address Control |
||||
# bit1-0: 01, Cs0width=x8 |
||||
# bit3-2: 10, Cs0size=1Gb |
||||
# bit5-4: 01, Cs1width=x8 |
||||
# bit7-6: 10, Cs1size=1Gb |
||||
# bit9-8: 00, Cs2width=nonexistent |
||||
# bit11-10: 00, Cs2size =nonexistent |
||||
# bit13-12: 00, Cs3width=nonexistent |
||||
# bit15-14: 00, Cs3size =nonexistent |
||||
# bit16: 0, Cs0AddrSel |
||||
# bit17: 0, Cs1AddrSel |
||||
# bit18: 0, Cs2AddrSel |
||||
# bit19: 0, Cs3AddrSel |
||||
# bit31-20: 0 required |
||||
|
||||
DATA 0xFFD01414 0x00000000 # DDR Open Pages Control |
||||
# bit0: 0, OpenPage enabled |
||||
# bit31-1: 0 required |
||||
|
||||
DATA 0xFFD01418 0x00000000 # DDR Operation |
||||
# bit3-0: 0x0, DDR cmd |
||||
# bit31-4: 0 required |
||||
|
||||
DATA 0xFFD0141C 0x00000C52 # DDR Mode |
||||
# bit2-0: 2, BurstLen=2 required |
||||
# bit3: 0, BurstType=0 required |
||||
# bit6-4: 4, CL=5 |
||||
# bit7: 0, TestMode=0 normal |
||||
# bit8: 0, DLL reset=0 normal |
||||
# bit11-9: 6, auto-precharge write recovery ???????????? |
||||
# bit12: 0, PD must be zero |
||||
# bit31-13: 0 required |
||||
|
||||
DATA 0xFFD01420 0x00000040 # DDR Extended Mode |
||||
# bit0: 0, DDR DLL enabled |
||||
# bit1: 0, DDR drive strenght normal |
||||
# bit2: 0, DDR ODT control lsd (disabled) |
||||
# bit5-3: 000, required |
||||
# bit6: 1, DDR ODT control msb, (disabled) |
||||
# bit9-7: 000, required |
||||
# bit10: 0, differential DQS enabled |
||||
# bit11: 0, required |
||||
# bit12: 0, DDR output buffer enabled |
||||
# bit31-13: 0 required |
||||
|
||||
DATA 0xFFD01424 0x0000F17F # DDR Controller Control High |
||||
# bit2-0: 111, required |
||||
# bit3 : 1 , MBUS Burst Chop disabled |
||||
# bit6-4: 111, required |
||||
# bit7 : 0 |
||||
# bit8 : 1 , add writepath sample stage, must be 1 for DDR freq >= 300MHz |
||||
# bit9 : 0 , no half clock cycle addition to dataout |
||||
# bit10 : 0 , 1/4 clock cycle skew enabled for addr/ctl signals |
||||
# bit11 : 0 , 1/4 clock cycle skew disabled for write mesh |
||||
# bit15-12: 1111 required |
||||
# bit31-16: 0 required |
||||
|
||||
DATA 0xFFD01428 0x00085520 # DDR2 ODT Read Timing (default values) |
||||
DATA 0xFFD0147C 0x00008552 # DDR2 ODT Write Timing (default values) |
||||
|
||||
DATA 0xFFD01500 0x00000000 # CS[0]n Base address to 0x0 |
||||
DATA 0xFFD01504 0x0FFFFFF1 # CS[0]n Size |
||||
# bit0: 1, Window enabled |
||||
# bit1: 0, Write Protect disabled |
||||
# bit3-2: 00, CS0 hit selected |
||||
# bit23-4: ones, required |
||||
# bit31-24: 0x0F, Size (i.e. 256MB) |
||||
|
||||
DATA 0xFFD01508 0x10000000 # CS[1]n Base address to 256Mb |
||||
DATA 0xFFD0150C 0x0FFFFFF5 # CS[1]n Size 256Mb Window enabled for CS1 |
||||
|
||||
DATA 0xFFD01514 0x00000000 # CS[2]n Size, window disabled |
||||
DATA 0xFFD0151C 0x00000000 # CS[3]n Size, window disabled |
||||
|
||||
DATA 0xFFD01494 0x00030000 # DDR ODT Control (Low) |
||||
DATA 0xFFD01498 0x00000000 # DDR ODT Control (High) |
||||
# bit1-0: 00, ODT0 controlled by ODT Control (low) register above |
||||
# bit3-2: 01, ODT1 active NEVER! |
||||
# bit31-4: zero, required |
||||
|
||||
DATA 0xFFD0149C 0x0000E803 # CPU ODT Control |
||||
DATA 0xFFD01480 0x00000001 # DDR Initialization Control |
||||
#bit0=1, enable DDR init upon this register write |
||||
|
||||
# End of Header extension |
||||
DATA 0x0 0x0 |
||||
@ -0,0 +1,198 @@ |
||||
/*
|
||||
* (C) Copyright 2009 |
||||
* Marvell Semiconductor <www.marvell.com> |
||||
* Written-by: Siddarth Gore <gores@marvell.com> |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, |
||||
* MA 02110-1301 USA |
||||
*/ |
||||
|
||||
#ifndef _CONFIG_GURUPLUG_H |
||||
#define _CONFIG_GURUPLUG_H |
||||
|
||||
/*
|
||||
* Version number information |
||||
*/ |
||||
#define CONFIG_IDENT_STRING "\nMarvell-GuruPlug" |
||||
|
||||
/*
|
||||
* High Level Configuration Options (easy to change) |
||||
*/ |
||||
#define CONFIG_MARVELL 1 |
||||
#define CONFIG_ARM926EJS 1 /* Basic Architecture */ |
||||
#define CONFIG_SHEEVA_88SV131 1 /* CPU Core subversion */ |
||||
#define CONFIG_KIRKWOOD 1 /* SOC Family Name */ |
||||
#define CONFIG_KW88F6281 1 /* SOC Name */ |
||||
#define CONFIG_MACH_GURUPLUG /* Machine type */ |
||||
|
||||
#define CONFIG_MD5 /* get_random_hex on krikwood needs MD5 support */ |
||||
#define CONFIG_SKIP_LOWLEVEL_INIT /* disable board lowlevel_init */ |
||||
#define CONFIG_KIRKWOOD_EGIGA_INIT /* Enable GbePort0/1 for kernel */ |
||||
#define CONFIG_KIRKWOOD_RGMII_PAD_1V8 /* Set RGMII Pad voltage to 1.8V */ |
||||
|
||||
/*
|
||||
* CLKs configurations |
||||
*/ |
||||
#define CONFIG_SYS_HZ 1000 |
||||
|
||||
/*
|
||||
* NS16550 Configuration |
||||
*/ |
||||
#define CONFIG_SYS_NS16550 |
||||
#define CONFIG_SYS_NS16550_SERIAL |
||||
#define CONFIG_SYS_NS16550_REG_SIZE (-4) |
||||
#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_TCLK |
||||
#define CONFIG_SYS_NS16550_COM1 KW_UART0_BASE |
||||
|
||||
/*
|
||||
* Serial Port configuration |
||||
* The following definitions let you select what serial you want to use |
||||
* for your console driver. |
||||
*/ |
||||
|
||||
#define CONFIG_CONS_INDEX 1 /*Console on UART0 */ |
||||
#define CONFIG_BAUDRATE 115200 |
||||
#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, \ |
||||
115200,230400, 460800, 921600 } |
||||
/* auto boot */ |
||||
#define CONFIG_BOOTDELAY 3 /* default enable autoboot */ |
||||
|
||||
/*
|
||||
* For booting Linux, the board info and command line data |
||||
* have to be in the first 8 MB of memory, since this is |
||||
* the maximum mapped by the Linux kernel during initialization. |
||||
*/ |
||||
#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ |
||||
#define CONFIG_INITRD_TAG 1 /* enable INITRD tag */ |
||||
#define CONFIG_SETUP_MEMORY_TAGS 1 /* enable memory tag */ |
||||
|
||||
#define CONFIG_SYS_PROMPT "Marvell>> " /* Command Prompt */ |
||||
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buff Size */ |
||||
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \ |
||||
+sizeof(CONFIG_SYS_PROMPT) + 16) /* Print Buff */ |
||||
/*
|
||||
* Commands configuration |
||||
*/ |
||||
#define CONFIG_SYS_NO_FLASH /* Declare no flash (NOR/SPI) */ |
||||
#include <config_cmd_default.h> |
||||
#define CONFIG_CMD_DHCP |
||||
#define CONFIG_CMD_ENV |
||||
#define CONFIG_CMD_FAT |
||||
#define CONFIG_CMD_NAND |
||||
#define CONFIG_CMD_PING |
||||
#define CONFIG_CMD_USB |
||||
|
||||
/*
|
||||
* NAND configuration |
||||
*/ |
||||
#ifdef CONFIG_CMD_NAND |
||||
#define CONFIG_NAND_KIRKWOOD |
||||
#define CONFIG_SYS_MAX_NAND_DEVICE 1 |
||||
#define NAND_MAX_CHIPS 1 |
||||
#define CONFIG_SYS_NAND_BASE 0xD8000000 /* KW_DEFADR_NANDF */ |
||||
#define NAND_ALLOW_ERASE_ALL 1 |
||||
#define CONFIG_SYS_64BIT_VSPRINTF /* needed for nand_util.c */ |
||||
#endif |
||||
|
||||
/*
|
||||
* Environment variables configurations |
||||
*/ |
||||
#ifdef CONFIG_CMD_NAND |
||||
#define CONFIG_ENV_IS_IN_NAND 1 |
||||
#define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K */ |
||||
#else |
||||
#define CONFIG_ENV_IS_NOWHERE 1 /* if env in SDRAM */ |
||||
#endif |
||||
/*
|
||||
* max 4k env size is enough, but in case of nand |
||||
* it has to be rounded to sector size |
||||
*/ |
||||
#define CONFIG_ENV_SIZE 0x20000 /* 128k */ |
||||
#define CONFIG_ENV_ADDR 0x40000 |
||||
#define CONFIG_ENV_OFFSET 0x40000 /* env starts here */ |
||||
|
||||
/*
|
||||
* Default environment variables |
||||
*/ |
||||
#define CONFIG_BOOTCOMMAND "setenv ethact egiga0; " \ |
||||
"${x_bootcmd_ethernet}; setenv ethact egiga1; " \
|
||||
"${x_bootcmd_ethernet}; ${x_bootcmd_usb}; ${x_bootcmd_kernel}; "\
|
||||
"setenv bootargs ${x_bootargs} ${x_bootargs_root}; " \
|
||||
"bootm 0x6400000;" |
||||
|
||||
#define CONFIG_EXTRA_ENV_SETTINGS \ |
||||
"x_bootcmd_ethernet=ping 192.168.2.1\0" \
|
||||
"x_bootcmd_usb=usb start\0" \
|
||||
"x_bootcmd_kernel=nand read.e 0x6400000 0x100000 0x400000\0" \
|
||||
"x_bootargs=console=ttyS0,115200\0" \
|
||||
"x_bootargs_root=ubi.mtd=2 root=ubi0:rootfs rootfstype=ubifs\0" |
||||
|
||||
/*
|
||||
* Size of malloc() pool |
||||
*/ |
||||
#define CONFIG_SYS_MALLOC_LEN (1024 * 128) /* 128kB for malloc() */ |
||||
/* size in bytes reserved for initial data */ |
||||
#define CONFIG_SYS_GBL_DATA_SIZE 128 |
||||
|
||||
/*
|
||||
* Other required configurations |
||||
*/ |
||||
#define CONFIG_CONSOLE_INFO_QUIET /* some code reduction */ |
||||
#define CONFIG_ARCH_CPU_INIT /* call arch_cpu_init() */ |
||||
#define CONFIG_ARCH_MISC_INIT /* call arch_misc_init() */ |
||||
#define CONFIG_DISPLAY_CPUINFO /* Display cpu info */ |
||||
#define CONFIG_NR_DRAM_BANKS 4 |
||||
#define CONFIG_STACKSIZE 0x00100000 /* regular stack- 1M */ |
||||
#define CONFIG_SYS_LOAD_ADDR 0x00800000 /* default load adr- 8M */ |
||||
#define CONFIG_SYS_MEMTEST_START 0x00800000 /* 8M */ |
||||
#define CONFIG_SYS_MEMTEST_END 0x1fffffff /*(_512M -1) */ |
||||
#define CONFIG_SYS_RESET_ADDRESS 0xffff0000 /* Rst Vector Adr */ |
||||
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */ |
||||
|
||||
/*
|
||||
* Ethernet Driver configuration |
||||
*/ |
||||
#ifdef CONFIG_CMD_NET |
||||
#define CONFIG_NETCONSOLE /* include NetConsole support */ |
||||
#define CONFIG_NET_MULTI /* specify more that one ports available */ |
||||
#define CONFIG_MII /* expose smi ove miiphy interface */ |
||||
#define CONFIG_CMD_MII |
||||
#define CONFIG_KIRKWOOD_EGIGA /* Enable kirkwood Gbe Controller Driver */ |
||||
#define CONFIG_SYS_FAULT_ECHO_LINK_DOWN /* detect link using phy */ |
||||
#define CONFIG_KIRKWOOD_EGIGA_PORTS {1,1} /* enable both ports */ |
||||
#define CONFIG_PHY_BASE_ADR 0 |
||||
#define CONFIG_ENV_OVERWRITE /* ethaddr can be reprogrammed */ |
||||
#define CONFIG_RESET_PHY_R /* use reset_phy() to init mv88e1121 PHY */ |
||||
#endif /* CONFIG_CMD_NET */ |
||||
|
||||
/*
|
||||
* USB/EHCI |
||||
*/ |
||||
#ifdef CONFIG_CMD_USB |
||||
#define CONFIG_USB_EHCI /* Enable EHCI USB support */ |
||||
#define CONFIG_USB_EHCI_KIRKWOOD /* on Kirkwood platform */ |
||||
#define CONFIG_EHCI_IS_TDI |
||||
#define CONFIG_USB_STORAGE |
||||
#define CONFIG_DOS_PARTITION |
||||
#define CONFIG_ISO_PARTITION |
||||
#define CONFIG_SUPPORT_VFAT |
||||
#endif /* CONFIG_CMD_USB */ |
||||
|
||||
#define CONFIG_SYS_ALT_MEMTEST |
||||
|
||||
#endif /* _CONFIG_GURUPLUG_H */ |
||||
@ -0,0 +1,237 @@ |
||||
/*
|
||||
* Copyright (C) 2010 Heiko Schocher <hs@denx.de> |
||||
* |
||||
* based on: |
||||
* Copyright (C) 2009 Ilya Yanok <yanok@emcraft.com> |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifndef __IMX27LITE_COMMON_CONFIG_H |
||||
#define __IMX27LITE_COMMON_CONFIG_H |
||||
|
||||
/*
|
||||
* SoC Configuration |
||||
*/ |
||||
#define CONFIG_ARM926EJS /* arm926ejs CPU core */ |
||||
#define CONFIG_MX27 |
||||
#define CONFIG_MX27_CLK32 32768 /* OSC32K frequency */ |
||||
#define CONFIG_SYS_HZ 1000 |
||||
|
||||
#define CONFIG_DISPLAY_BOARDINFO |
||||
#define CONFIG_DISPLAY_CPUINFO |
||||
|
||||
#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ |
||||
#define CONFIG_SETUP_MEMORY_TAGS 1 |
||||
#define CONFIG_INITRD_TAG 1 |
||||
|
||||
/*
|
||||
* Lowlevel configuration |
||||
*/ |
||||
#define SDRAM_ESDCFG_REGISTER_VAL(cas) \ |
||||
(ESDCFG_TRC(10) | \
|
||||
ESDCFG_TRCD(3) | \
|
||||
ESDCFG_TCAS(cas) | \
|
||||
ESDCFG_TRRD(1) | \
|
||||
ESDCFG_TRAS(5) | \
|
||||
ESDCFG_TWR | \
|
||||
ESDCFG_TMRD(2) | \
|
||||
ESDCFG_TRP(2) | \
|
||||
ESDCFG_TXP(3)) |
||||
|
||||
#define SDRAM_ESDCTL_REGISTER_VAL \ |
||||
(ESDCTL_PRCT(0) | \
|
||||
ESDCTL_BL | \
|
||||
ESDCTL_PWDT(0) | \
|
||||
ESDCTL_SREFR(3) | \
|
||||
ESDCTL_DSIZ_32 | \
|
||||
ESDCTL_COL10 | \
|
||||
ESDCTL_ROW13 | \
|
||||
ESDCTL_SDE) |
||||
|
||||
#define SDRAM_ALL_VAL 0xf00 |
||||
|
||||
#define SDRAM_MODE_REGISTER_VAL 0x33 /* BL: 8, CAS: 3 */ |
||||
#define SDRAM_EXT_MODE_REGISTER_VAL 0x1000000 |
||||
|
||||
#define MPCTL0_VAL 0x1ef15d5 |
||||
|
||||
#define SPCTL0_VAL 0x043a1c09 |
||||
|
||||
#define CSCR_VAL 0x33f08107 |
||||
|
||||
#define PCDR0_VAL 0x120470c3 |
||||
#define PCDR1_VAL 0x03030303 |
||||
#define PCCR0_VAL 0xffffffff |
||||
#define PCCR1_VAL 0xfffffffc |
||||
|
||||
#define AIPI1_PSR0_VAL 0x20040304 |
||||
#define AIPI1_PSR1_VAL 0xdffbfcfb |
||||
#define AIPI2_PSR0_VAL 0x07ffc200 |
||||
#define AIPI2_PSR1_VAL 0xffffffff |
||||
|
||||
/*
|
||||
* Memory Info |
||||
*/ |
||||
/* malloc() len */ |
||||
#define CONFIG_SYS_MALLOC_LEN (0x10000 + 512 * 1024) |
||||
/* reserved for initial data */ |
||||
#define CONFIG_SYS_GBL_DATA_SIZE 128 |
||||
/* memtest start address */ |
||||
#define CONFIG_SYS_MEMTEST_START 0xA0000000 |
||||
#define CONFIG_SYS_MEMTEST_END 0xA1000000 /* 16MB RAM test */ |
||||
#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */ |
||||
#define CONFIG_STACKSIZE (256 * 1024) /* regular stack */ |
||||
#define PHYS_SDRAM_1 0xA0000000 /* DDR Start */ |
||||
#define PHYS_SDRAM_1_SIZE 0x08000000 /* DDR size 128MB */ |
||||
|
||||
/*
|
||||
* Serial Driver info |
||||
*/ |
||||
#define CONFIG_MXC_UART |
||||
#define CONFIG_SYS_MX27_UART1 |
||||
#define CONFIG_CONS_INDEX 1 /* use UART0 for console */ |
||||
#define CONFIG_BAUDRATE 115200 /* Default baud rate */ |
||||
#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } |
||||
|
||||
/*
|
||||
* Flash & Environment |
||||
*/ |
||||
#define CONFIG_ENV_IS_IN_FLASH |
||||
#define CONFIG_FLASH_CFI_DRIVER |
||||
#define CONFIG_SYS_FLASH_CFI |
||||
/* Use buffered writes (~10x faster) */ |
||||
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 |
||||
/* Use hardware sector protection */ |
||||
#define CONFIG_SYS_FLASH_PROTECTION 1 |
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of flash banks */ |
||||
/* CS2 Base address */ |
||||
#define PHYS_FLASH_1 0xc0000000 |
||||
/* Flash Base for U-Boot */ |
||||
#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1 |
||||
#define CONFIG_SYS_MAX_FLASH_SECT (PHYS_FLASH_SIZE / \ |
||||
CONFIG_SYS_FLASH_SECT_SZ) |
||||
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE |
||||
#define CONFIG_SYS_MONITOR_LEN 0x40000 /* Reserve 256KiB */ |
||||
#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE |
||||
/* Address and size of Redundant Environment Sector */ |
||||
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE) |
||||
#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE |
||||
|
||||
/*
|
||||
* Ethernet |
||||
*/ |
||||
#define CONFIG_FEC_MXC |
||||
#define CONFIG_FEC_MXC_PHYADDR 0x1f |
||||
#define CONFIG_MII |
||||
#define CONFIG_NET_MULTI |
||||
|
||||
/*
|
||||
* MTD |
||||
*/ |
||||
#define CONFIG_FLASH_CFI_MTD |
||||
#define CONFIG_MTD_DEVICE |
||||
|
||||
/*
|
||||
* NAND |
||||
*/ |
||||
#define CONFIG_NAND_MXC |
||||
#define CONFIG_MXC_NAND_REGS_BASE 0xd8000000 |
||||
#define CONFIG_SYS_MAX_NAND_DEVICE 1 |
||||
#define CONFIG_SYS_NAND_BASE 0xd8000000 |
||||
#define CONFIG_JFFS2_NAND |
||||
#define CONFIG_MXC_NAND_HWECC |
||||
#define CONFIG_SYS_64BIT_VSPRINTF /* needed for nand_util.c */ |
||||
|
||||
/*
|
||||
* SD/MMC |
||||
*/ |
||||
#define CONFIG_MMC |
||||
#define CONFIG_GENERIC_MMC |
||||
#define CONFIG_MXC_MMC |
||||
#define CONFIG_DOS_PARTITION |
||||
|
||||
/*
|
||||
* MTD partitions |
||||
*/ |
||||
#define CONFIG_CMD_MTDPARTS |
||||
|
||||
/*
|
||||
* U-Boot general configuration |
||||
*/ |
||||
#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ |
||||
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
||||
/* Print buffer sz */ |
||||
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ |
||||
sizeof(CONFIG_SYS_PROMPT) + 16) |
||||
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */ |
||||
/* Boot Argument Buffer Size */ |
||||
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE |
||||
#define CONFIG_CMDLINE_EDITING |
||||
#define CONFIG_SYS_LONGHELP |
||||
|
||||
/*
|
||||
* U-Boot commands |
||||
*/ |
||||
#include <config_cmd_default.h> |
||||
#define CONFIG_CMD_ASKENV |
||||
#define CONFIG_CMD_DHCP |
||||
#define CONFIG_CMD_DIAG |
||||
#define CONFIG_CMD_FAT |
||||
#define CONFIG_CMD_JFFS2 |
||||
#define CONFIG_CMD_MII |
||||
#define CONFIG_CMD_MMC |
||||
#define CONFIG_CMD_NAND |
||||
#define CONFIG_CMD_PING |
||||
|
||||
#define CONFIG_BOOTDELAY 5 |
||||
|
||||
#define CONFIG_LOADADDR 0xa0800000 /* loadaddr env var */ |
||||
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR |
||||
|
||||
#define xstr(s) str(s) |
||||
#define str(s) #s |
||||
|
||||
#define CONFIG_EXTRA_ENV_SETTINGS \ |
||||
"netdev=eth0\0" \
|
||||
"nfsargs=setenv bootargs root=/dev/nfs rw " \
|
||||
"nfsroot=${serverip}:${rootpath}\0" \
|
||||
"ramargs=setenv bootargs root=/dev/ram rw\0" \
|
||||
"addip=setenv bootargs ${bootargs} " \
|
||||
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
|
||||
":${hostname}:${netdev}:off panic=1\0" \
|
||||
"addtty=setenv bootargs ${bootargs}" \
|
||||
" console=ttymxc0,${baudrate}\0" \
|
||||
"addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
|
||||
"addmisc=setenv bootargs ${bootargs}\0" \
|
||||
"u-boot=" xstr(CONFIG_HOSTNAME) "/u-boot.bin\0" \
|
||||
"kernel_addr_r=a0800000\0" \
|
||||
"bootfile=" xstr(CONFIG_HOSTNAME) "/uImage\0" \
|
||||
"rootpath=/opt/eldk-4.2-arm/arm\0" \
|
||||
"net_nfs=tftp ${kernel_addr_r} ${bootfile};" \
|
||||
"run nfsargs addip addtty addmtd addmisc;" \
|
||||
"bootm\0" \
|
||||
"bootcmd=run net_nfs\0" \
|
||||
"load=tftp ${loadaddr} ${u-boot}\0" \
|
||||
"update=protect off " xstr(CONFIG_SYS_MONITOR_BASE) \
|
||||
" +${filesize};era " xstr(CONFIG_SYS_MONITOR_BASE) \
|
||||
" +${filesize};cp.b ${fileaddr} " \
|
||||
xstr(CONFIG_SYS_MONITOR_BASE) " ${filesize}\0" \
|
||||
"upd=run load update\0" \
|
||||
"mtdids=" MTDIDS_DEFAULT "\0" \
|
||||
"mtdparts=" MTDPARTS_DEFAULT "\0" \
|
||||
|
||||
#endif /* __IMX27LITE_COMMON_CONFIG_H */ |
||||
@ -0,0 +1,71 @@ |
||||
/*
|
||||
* Copyright (C) 2010 Heiko Schocher <hs@denx.de> |
||||
* |
||||
* based on: |
||||
* Copyright (C) 2009 Ilya Yanok <yanok@emcraft.com> |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifndef __CONFIG_H |
||||
#define __CONFIG_H |
||||
|
||||
/* include common defines/options for all imx27lite related boards */ |
||||
#include "imx27lite-common.h" |
||||
|
||||
/*
|
||||
* SoC Configuration |
||||
*/ |
||||
#define CONFIG_MAGNESIUM |
||||
#define CONFIG_HOSTNAME magnesium |
||||
#define CONFIG_BOARDNAME "Projectiondesign magnesium\n" |
||||
|
||||
/*
|
||||
* Flash & Environment |
||||
*/ |
||||
#define CONFIG_SYS_FLASH_SECT_SZ 0x8000 /* 64KB sect size */ |
||||
#define CONFIG_ENV_OFFSET (PHYS_FLASH_SIZE - 0x40000) |
||||
#define PHYS_FLASH_SIZE 0x800000 |
||||
#define CONFIG_ENV_SECT_SIZE 0x20000 /* Env sector Size */ |
||||
|
||||
/*
|
||||
* NAND |
||||
*/ |
||||
#define CONFIG_SYS_NAND_LARGEPAGE |
||||
|
||||
/*
|
||||
* SD/MMC |
||||
*/ |
||||
#define CONFIG_MXC_MCI_REGS_BASE 0x10013000 |
||||
|
||||
/*
|
||||
* MTD partitions |
||||
*/ |
||||
#define MTDIDS_DEFAULT "nor0=physmap-flash.0,nand0=mxc_nand.0" |
||||
#define MTDPARTS_DEFAULT \ |
||||
"mtdparts=" \
|
||||
"physmap-flash.0:" \
|
||||
"256k(U-Boot)," \
|
||||
"7680k(user)," \
|
||||
"128k(env1)," \
|
||||
"128k(env2);" \
|
||||
"mxc_nand.0:" \
|
||||
"128k(IPL-SPL)," \
|
||||
"4m(kernel)," \
|
||||
"22m(rootfs)," \
|
||||
"-(userfs)" |
||||
|
||||
#endif /* __CONFIG_H */ |
||||
Loading…
Reference in new issue