FRWY-LS1012A belongs to LS1012A family with features 2 1G SGMII PFE MAC, Micro SD, USB 3.0, DDR, QuadSPI, Audio, UART. Signed-off-by: Bhaskar Upadhaya <Bhaskar.Upadhaya@nxp.com> [yorks: rebase and fix SPDX tag] [yorks: fix board/freescale/ls1012afrdm/Kconfig] Reviewed-by: York Sun <york.sun@nxp.com>lime2-spi
parent
7191d45348
commit
9629ccdde7
@ -0,0 +1,43 @@ |
||||
// SPDX-License-Identifier: GPL-2.0+ OR X11 |
||||
/* |
||||
* NXP ls1012a FRWY board device tree source |
||||
* |
||||
* Copyright 2018 NXP |
||||
* |
||||
*/ |
||||
|
||||
/dts-v1/; |
||||
#include "fsl-ls1012a.dtsi" |
||||
|
||||
/ { |
||||
model = "FRWY-LS1012A Board"; |
||||
|
||||
aliases { |
||||
spi0 = &qspi; |
||||
}; |
||||
|
||||
chosen { |
||||
stdout-path = &duart0; |
||||
}; |
||||
}; |
||||
|
||||
&qspi { |
||||
bus-num = <0>; |
||||
status = "okay"; |
||||
|
||||
qflash0: w25q16dw@0 { |
||||
#address-cells = <1>; |
||||
#size-cells = <1>; |
||||
compatible = "spi-flash"; |
||||
spi-max-frequency = <20000000>; |
||||
reg = <0>; |
||||
}; |
||||
}; |
||||
|
||||
&i2c0 { |
||||
status = "okay"; |
||||
}; |
||||
|
||||
&duart0 { |
||||
status = "okay"; |
||||
}; |
@ -0,0 +1,50 @@ |
||||
CONFIG_ARM=y |
||||
CONFIG_TARGET_LS1012AFRWY=y |
||||
CONFIG_SYS_TEXT_BASE=0x40100000 |
||||
CONFIG_FSL_LS_PPA=y |
||||
CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-frwy" |
||||
CONFIG_DISTRO_DEFAULTS=y |
||||
# CONFIG_SYS_MALLOC_F is not set |
||||
CONFIG_FIT_VERBOSE=y |
||||
CONFIG_OF_BOARD_SETUP=y |
||||
CONFIG_OF_STDOUT_VIA_ALIAS=y |
||||
CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT" |
||||
CONFIG_QSPI_BOOT=y |
||||
CONFIG_BOOTDELAY=10 |
||||
CONFIG_USE_BOOTARGS=y |
||||
CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000" |
||||
# CONFIG_DISPLAY_BOARDINFO is not set |
||||
CONFIG_DISPLAY_BOARDINFO_LATE=y |
||||
CONFIG_CMD_GREPENV=y |
||||
CONFIG_CMD_GPT=y |
||||
CONFIG_CMD_I2C=y |
||||
CONFIG_CMD_MMC=y |
||||
CONFIG_CMD_PCI=y |
||||
CONFIG_CMD_SF=y |
||||
CONFIG_CMD_USB=y |
||||
# CONFIG_CMD_SETEXPR is not set |
||||
CONFIG_CMD_CACHE=y |
||||
CONFIG_OF_CONTROL=y |
||||
CONFIG_ENV_IS_IN_SPI_FLASH=y |
||||
CONFIG_NET_RANDOM_ETHADDR=y |
||||
CONFIG_DM=y |
||||
# CONFIG_BLK is not set |
||||
CONFIG_DM_MMC=y |
||||
CONFIG_DM_SPI_FLASH=y |
||||
CONFIG_SPI_FLASH=y |
||||
CONFIG_SPI_FLASH_WINBOND=y |
||||
CONFIG_FSL_PFE=y |
||||
CONFIG_DM_ETH=y |
||||
CONFIG_E1000=y |
||||
CONFIG_PCI=y |
||||
CONFIG_DM_PCI=y |
||||
CONFIG_DM_PCI_COMPAT=y |
||||
CONFIG_PCIE_LAYERSCAPE=y |
||||
CONFIG_SYS_NS16550=y |
||||
CONFIG_DM_SPI=y |
||||
CONFIG_FSL_DSPI=y |
||||
CONFIG_USB=y |
||||
CONFIG_DM_USB=y |
||||
CONFIG_USB_XHCI_HCD=y |
||||
CONFIG_USB_XHCI_DWC3=y |
||||
CONFIG_USB_STORAGE=y |
@ -0,0 +1,119 @@ |
||||
/* SPDX-License-Identifier: GPL-2.0+ */ |
||||
/*
|
||||
* Copyright 2018 NXP |
||||
*/ |
||||
|
||||
#ifndef __LS1012AFRWY_H__ |
||||
#define __LS1012AFRWY_H__ |
||||
|
||||
#include "ls1012a_common.h" |
||||
|
||||
/* Board Rev*/ |
||||
#define BOARD_REV_A 0x0 |
||||
#define BOARD_REV_B 0x200 |
||||
|
||||
/* DDR */ |
||||
#define CONFIG_DIMM_SLOTS_PER_CTLR 1 |
||||
#define CONFIG_CHIP_SELECTS_PER_CTRL 1 |
||||
#define CONFIG_NR_DRAM_BANKS 2 |
||||
#define SYS_SDRAM_SIZE_512 0x20000000 |
||||
#define SYS_SDRAM_SIZE_1024 0x40000000 |
||||
#define CONFIG_CHIP_SELECTS_PER_CTRL 1 |
||||
#define CONFIG_CMD_MEMINFO |
||||
#define CONFIG_CMD_MEMTEST |
||||
#define CONFIG_SYS_MEMTEST_START 0x80000000 |
||||
#define CONFIG_SYS_MEMTEST_END 0x9fffffff |
||||
|
||||
#ifndef CONFIG_SPL_BUILD |
||||
#undef BOOT_TARGET_DEVICES |
||||
#define BOOT_TARGET_DEVICES(func) \ |
||||
func(MMC, mmc, 0) \
|
||||
func(USB, usb, 0) |
||||
#endif |
||||
|
||||
#undef CONFIG_ENV_OFFSET |
||||
#define CONFIG_ENV_OFFSET 0x1D0000 |
||||
#undef FSL_QSPI_FLASH_SIZE |
||||
#define FSL_QSPI_FLASH_SIZE SZ_16M |
||||
#undef CONFIG_ENV_SECT_SIZE |
||||
#define CONFIG_ENV_SECT_SIZE 0x10000 /*64 KB*/ |
||||
#undef CONFIG_ENV_SIZE |
||||
#define CONFIG_ENV_SIZE 0x10000 /*64 KB*/ |
||||
|
||||
/* MMC */ |
||||
#ifdef CONFIG_MMC |
||||
#define CONFIG_FSL_ESDHC |
||||
#define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33 |
||||
#endif |
||||
|
||||
#define CONFIG_PCIE1 /* PCIE controller 1 */ |
||||
|
||||
#define CONFIG_PCI_SCAN_SHOW |
||||
|
||||
#undef CONFIG_EXTRA_ENV_SETTINGS |
||||
#define CONFIG_EXTRA_ENV_SETTINGS \ |
||||
"verify=no\0" \
|
||||
"fdt_high=0xffffffffffffffff\0" \
|
||||
"initrd_high=0xffffffffffffffff\0" \
|
||||
"fdt_addr=0x00f00000\0" \
|
||||
"kernel_addr=0x01000000\0" \
|
||||
"kernelheader_addr=0x1fc000\0" \
|
||||
"scriptaddr=0x80000000\0" \
|
||||
"scripthdraddr=0x80080000\0" \
|
||||
"fdtheader_addr_r=0x80100000\0" \
|
||||
"kernelheader_addr_r=0x80200000\0" \
|
||||
"kernel_addr_r=0x81000000\0" \
|
||||
"fdt_addr_r=0x90000000\0" \
|
||||
"load_addr=0x96000000\0" \
|
||||
"kernel_size=0x2800000\0" \
|
||||
"kernelheader_size=0x40000\0" \
|
||||
"console=ttyS0,115200\0" \
|
||||
BOOTENV \
|
||||
"boot_scripts=ls1012afrwy_boot.scr\0" \
|
||||
"boot_script_hdr=hdr_ls1012afrwy_bs.out\0" \
|
||||
"scan_dev_for_boot_part=" \
|
||||
"part list ${devtype} ${devnum} devplist; " \
|
||||
"env exists devplist || setenv devplist 1; " \
|
||||
"for distro_bootpart in ${devplist}; do " \
|
||||
"if fstype ${devtype} " \
|
||||
"${devnum}:${distro_bootpart} " \
|
||||
"bootfstype; then " \
|
||||
"run scan_dev_for_boot; " \
|
||||
"fi; " \
|
||||
"done\0" \
|
||||
"scan_dev_for_boot=" \
|
||||
"echo Scanning ${devtype} " \
|
||||
"${devnum}:${distro_bootpart}...; " \
|
||||
"for prefix in ${boot_prefixes}; do " \
|
||||
"run scan_dev_for_scripts; " \
|
||||
"done;" \
|
||||
"\0" \
|
||||
"boot_a_script=" \
|
||||
"load ${devtype} ${devnum}:${distro_bootpart} " \
|
||||
"${scriptaddr} ${prefix}${script}; " \
|
||||
"env exists secureboot && load ${devtype} " \
|
||||
"${devnum}:${distro_bootpart} " \
|
||||
"${scripthdraddr} ${prefix}${boot_script_hdr} " \
|
||||
"&& esbc_validate ${scripthdraddr};" \
|
||||
"source ${scriptaddr}\0" \
|
||||
"installer=load mmc 0:2 $load_addr " \
|
||||
"/flex_installer_arm64.itb; " \
|
||||
"bootm $load_addr#$board\0" \
|
||||
"qspi_bootcmd=echo Trying load from qspi..;" \
|
||||
"sf probe && sf read $load_addr " \
|
||||
"$kernel_addr $kernel_size; env exists secureboot " \
|
||||
"&& sf read $kernelheader_addr_r $kernelheader_addr " \
|
||||
"$kernelheader_size && esbc_validate ${kernelheader_addr_r}; " \
|
||||
"bootm $load_addr#$board\0" |
||||
|
||||
#undef CONFIG_BOOTCOMMAND |
||||
#define CONFIG_BOOTCOMMAND "pfe stop; run distro_bootcmd; run qspi_bootcmd; "\ |
||||
"env exists secureboot && esbc_halt;" |
||||
#define CONFIG_CMD_MEMINFO |
||||
#define CONFIG_CMD_MEMTEST |
||||
#define CONFIG_SYS_MEMTEST_START 0x80000000 |
||||
#define CONFIG_SYS_MEMTEST_END 0x9fffffff |
||||
|
||||
#include <asm/fsl_secure_boot.h> |
||||
|
||||
#endif /* __LS1012AFRWY_H__ */ |
Loading…
Reference in new issue