Add support for Freescale T4240 SoC. Feature of T4240 are
(incomplete list):
12 dual-threaded e6500 cores built on Power Architecture® technology
Arranged as clusters of four cores sharing a 2 MB L2 cache.
Up to 1.8 GHz at 1.0 V with 64-bit ISA support (Power Architecture
v2.06-compliant)
Three levels of instruction: user, supervisor, and hypervisor
1.5 MB CoreNet Platform Cache (CPC)
Hierarchical interconnect fabric
CoreNet fabric supporting coherent and non-coherent transactions with
prioritization and bandwidth allocation amongst CoreNet end-points
1.6 Tbps coherent read bandwidth
Queue Manager (QMan) fabric supporting packet-level queue management and
quality of service scheduling
Three 64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving
support
Memory prefetch engine (PMan)
Data Path Acceleration Architecture (DPAA) incorporating acceleration for
the following functions:
Packet parsing, classification, and distribution (Frame Manager 1.1)
Queue management for scheduling, packet sequencing, and congestion
management (Queue Manager 1.1)
Hardware buffer management for buffer allocation and de-allocation
(BMan 1.1)
Cryptography acceleration (SEC 5.0) at up to 40 Gbps
RegEx Pattern Matching Acceleration (PME 2.1) at up to 10 Gbps
Decompression/Compression Acceleration (DCE 1.0) at up to 20 Gbps
DPAA chip-to-chip interconnect via RapidIO Message Manager (RMAN 1.0)
32 SerDes lanes at up to 10.3125 GHz
Ethernet interfaces
Up to four 10 Gbps Ethernet MACs
Up to sixteen 1 Gbps Ethernet MACs
Maximum configuration of 4 x 10 GE + 8 x 1 GE
High-speed peripheral interfaces
Four PCI Express 2.0/3.0 controllers
Two Serial RapidIO 2.0 controllers/ports running at up to 5 GHz with
Type 11 messaging and Type 9 data streaming support
Interlaken look-aside interface for serial TCAM connection
Additional peripheral interfaces
Two serial ATA (SATA 2.0) controllers
Two high-speed USB 2.0 controllers with integrated PHY
Enhanced secure digital host controller (SD/MMC/eMMC)
Enhanced serial peripheral interface (eSPI)
Four I2C controllers
Four 2-pin or two 4-pin UARTs
Integrated Flash controller supporting NAND and NOR flash
Two eight-channel DMA engines
Support for hardware virtualization and partitioning enforcement
QorIQ Platform's Trust Architecture 1.1
Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Signed-off-by: Andy Fleming <afleming@freescale.com>
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
master
York Sun
12 years ago
committed by
Andy Fleming
parent
f311838ded
commit
9e75875849
@ -0,0 +1,203 @@ |
||||
/*
|
||||
* Copyright 2012 Freescale Semiconductor, Inc. |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <asm/fsl_portals.h> |
||||
#include <asm/fsl_liodn.h> |
||||
|
||||
#ifdef CONFIG_SYS_DPAA_QBMAN |
||||
struct qportal_info qp_info[CONFIG_SYS_QMAN_NUM_PORTALS] = { |
||||
/* dqrr liodn, frame data liodn, liodn off, sdest */ |
||||
SET_QP_INFO(1, 27, 1, 0), |
||||
SET_QP_INFO(2, 28, 1, 0), |
||||
SET_QP_INFO(3, 29, 1, 1), |
||||
SET_QP_INFO(4, 30, 1, 1), |
||||
SET_QP_INFO(5, 31, 1, 2), |
||||
SET_QP_INFO(6, 32, 1, 2), |
||||
SET_QP_INFO(7, 33, 1, 3), |
||||
SET_QP_INFO(8, 34, 1, 3), |
||||
SET_QP_INFO(9, 35, 1, 4), |
||||
SET_QP_INFO(10, 36, 1, 4), |
||||
SET_QP_INFO(11, 37, 1, 5), |
||||
SET_QP_INFO(12, 38, 1, 5), |
||||
SET_QP_INFO(13, 39, 1, 6), |
||||
SET_QP_INFO(14, 40, 1, 6), |
||||
SET_QP_INFO(15, 41, 1, 7), |
||||
SET_QP_INFO(16, 42, 1, 7), |
||||
SET_QP_INFO(17, 43, 1, 8), |
||||
SET_QP_INFO(18, 44, 1, 8), |
||||
SET_QP_INFO(19, 45, 1, 9), |
||||
SET_QP_INFO(20, 46, 1, 9), |
||||
SET_QP_INFO(21, 47, 1, 10), |
||||
SET_QP_INFO(22, 48, 1, 10), |
||||
SET_QP_INFO(23, 49, 1, 11), |
||||
SET_QP_INFO(24, 50, 1, 11), |
||||
SET_QP_INFO(65, 89, 1, 0), |
||||
SET_QP_INFO(66, 90, 1, 0), |
||||
SET_QP_INFO(67, 91, 1, 1), |
||||
SET_QP_INFO(68, 92, 1, 1), |
||||
SET_QP_INFO(69, 93, 1, 2), |
||||
SET_QP_INFO(70, 94, 1, 2), |
||||
SET_QP_INFO(71, 95, 1, 3), |
||||
SET_QP_INFO(72, 96, 1, 3), |
||||
SET_QP_INFO(73, 97, 1, 4), |
||||
SET_QP_INFO(74, 98, 1, 4), |
||||
SET_QP_INFO(75, 99, 1, 5), |
||||
SET_QP_INFO(76, 100, 1, 5), |
||||
SET_QP_INFO(77, 101, 1, 6), |
||||
SET_QP_INFO(78, 102, 1, 6), |
||||
SET_QP_INFO(79, 103, 1, 7), |
||||
SET_QP_INFO(80, 104, 1, 7), |
||||
SET_QP_INFO(81, 105, 1, 8), |
||||
SET_QP_INFO(82, 106, 1, 8), |
||||
SET_QP_INFO(83, 107, 1, 9), |
||||
SET_QP_INFO(84, 108, 1, 9), |
||||
SET_QP_INFO(85, 109, 1, 10), |
||||
SET_QP_INFO(86, 110, 1, 10), |
||||
SET_QP_INFO(87, 111, 1, 11), |
||||
SET_QP_INFO(88, 112, 1, 11), |
||||
SET_QP_INFO(25, 51, 1, 0), |
||||
SET_QP_INFO(26, 52, 1, 0), |
||||
}; |
||||
#endif |
||||
|
||||
struct srio_liodn_id_table srio_liodn_tbl[] = { |
||||
SET_SRIO_LIODN_1(1, 307), |
||||
SET_SRIO_LIODN_1(2, 387), |
||||
}; |
||||
int srio_liodn_tbl_sz = ARRAY_SIZE(srio_liodn_tbl); |
||||
|
||||
struct liodn_id_table liodn_tbl[] = { |
||||
#ifdef CONFIG_SYS_DPAA_QBMAN |
||||
SET_QMAN_LIODN(62), |
||||
SET_BMAN_LIODN(63), |
||||
#endif |
||||
|
||||
SET_SDHC_LIODN(1, 552), |
||||
|
||||
SET_PME_LIODN(117), |
||||
|
||||
SET_USB_LIODN(1, "fsl-usb2-mph", 553), |
||||
SET_USB_LIODN(2, "fsl-usb2-dr", 554), |
||||
|
||||
SET_SATA_LIODN(1, 555), |
||||
SET_SATA_LIODN(2, 556), |
||||
|
||||
SET_PCI_LIODN(CONFIG_SYS_FSL_PCIE_COMPAT, 1, 148), |
||||
SET_PCI_LIODN(CONFIG_SYS_FSL_PCIE_COMPAT, 2, 228), |
||||
SET_PCI_LIODN(CONFIG_SYS_FSL_PCIE_COMPAT, 3, 308), |
||||
SET_PCI_LIODN(CONFIG_SYS_FSL_PCIE_COMPAT, 4, 388), |
||||
|
||||
SET_DMA_LIODN(1, 147), |
||||
SET_DMA_LIODN(2, 227), |
||||
|
||||
SET_GUTS_LIODN("fsl,rapidio-delta", 199, rio1liodnr, 0), |
||||
SET_GUTS_LIODN(NULL, 200, rio2liodnr, 0), |
||||
SET_GUTS_LIODN(NULL, 201, rio1maintliodnr, 0), |
||||
SET_GUTS_LIODN(NULL, 202, rio2maintliodnr, 0), |
||||
|
||||
#ifdef CONFIG_SYS_PMAN |
||||
SET_PMAN_LIODN(1, 513), |
||||
SET_PMAN_LIODN(2, 514), |
||||
SET_PMAN_LIODN(3, 515), |
||||
#endif |
||||
|
||||
/* SET_NEXUS_LIODN(557), -- not yet implemented */ |
||||
}; |
||||
int liodn_tbl_sz = ARRAY_SIZE(liodn_tbl); |
||||
|
||||
#ifdef CONFIG_SYS_DPAA_FMAN |
||||
struct liodn_id_table fman1_liodn_tbl[] = { |
||||
SET_FMAN_RX_1G_LIODN(1, 0, 88), |
||||
SET_FMAN_RX_1G_LIODN(1, 1, 89), |
||||
SET_FMAN_RX_1G_LIODN(1, 2, 90), |
||||
SET_FMAN_RX_1G_LIODN(1, 3, 91), |
||||
SET_FMAN_RX_1G_LIODN(1, 4, 92), |
||||
SET_FMAN_RX_1G_LIODN(1, 5, 93), |
||||
SET_FMAN_RX_10G_LIODN(1, 0, 94), |
||||
SET_FMAN_RX_10G_LIODN(1, 1, 95), |
||||
}; |
||||
int fman1_liodn_tbl_sz = ARRAY_SIZE(fman1_liodn_tbl); |
||||
#if (CONFIG_SYS_NUM_FMAN == 2) |
||||
struct liodn_id_table fman2_liodn_tbl[] = { |
||||
SET_FMAN_RX_1G_LIODN(2, 0, 88), |
||||
SET_FMAN_RX_1G_LIODN(2, 1, 89), |
||||
SET_FMAN_RX_1G_LIODN(2, 2, 90), |
||||
SET_FMAN_RX_1G_LIODN(2, 3, 91), |
||||
SET_FMAN_RX_1G_LIODN(2, 4, 92), |
||||
SET_FMAN_RX_1G_LIODN(2, 5, 93), |
||||
SET_FMAN_RX_10G_LIODN(2, 0, 94), |
||||
SET_FMAN_RX_10G_LIODN(2, 1, 95), |
||||
}; |
||||
int fman2_liodn_tbl_sz = ARRAY_SIZE(fman2_liodn_tbl); |
||||
#endif |
||||
#endif |
||||
|
||||
struct liodn_id_table sec_liodn_tbl[] = { |
||||
SET_SEC_JR_LIODN_ENTRY(0, 454, 458), |
||||
SET_SEC_JR_LIODN_ENTRY(1, 455, 459), |
||||
SET_SEC_JR_LIODN_ENTRY(2, 456, 460), |
||||
SET_SEC_JR_LIODN_ENTRY(3, 457, 461), |
||||
SET_SEC_RTIC_LIODN_ENTRY(a, 453), |
||||
SET_SEC_RTIC_LIODN_ENTRY(b, 549), |
||||
SET_SEC_RTIC_LIODN_ENTRY(c, 550), |
||||
SET_SEC_RTIC_LIODN_ENTRY(d, 551), |
||||
SET_SEC_DECO_LIODN_ENTRY(0, 541, 610), |
||||
SET_SEC_DECO_LIODN_ENTRY(1, 542, 611), |
||||
SET_SEC_DECO_LIODN_ENTRY(2, 543, 612), |
||||
SET_SEC_DECO_LIODN_ENTRY(3, 544, 613), |
||||
SET_SEC_DECO_LIODN_ENTRY(4, 545, 614), |
||||
SET_SEC_DECO_LIODN_ENTRY(5, 546, 615), |
||||
SET_SEC_DECO_LIODN_ENTRY(6, 547, 616), |
||||
SET_SEC_DECO_LIODN_ENTRY(7, 548, 617), |
||||
}; |
||||
int sec_liodn_tbl_sz = ARRAY_SIZE(sec_liodn_tbl); |
||||
|
||||
#ifdef CONFIG_SYS_DPAA_RMAN |
||||
struct liodn_id_table rman_liodn_tbl[] = { |
||||
/* Set RMan block 0-3 liodn offset */ |
||||
SET_RMAN_LIODN(0, 678), |
||||
SET_RMAN_LIODN(1, 679), |
||||
SET_RMAN_LIODN(2, 680), |
||||
SET_RMAN_LIODN(3, 681), |
||||
}; |
||||
int rman_liodn_tbl_sz = ARRAY_SIZE(rman_liodn_tbl); |
||||
#endif |
||||
|
||||
struct liodn_id_table liodn_bases[] = { |
||||
#ifdef CONFIG_SYS_DPAA_DCE |
||||
[FSL_HW_PORTAL_DCE] = SET_LIODN_BASE_2(618, 694), |
||||
#endif |
||||
[FSL_HW_PORTAL_SEC] = SET_LIODN_BASE_2(462, 558), |
||||
#ifdef CONFIG_SYS_DPAA_FMAN |
||||
[FSL_HW_PORTAL_FMAN1] = SET_LIODN_BASE_1(973), |
||||
#if (CONFIG_SYS_NUM_FMAN == 2) |
||||
[FSL_HW_PORTAL_FMAN2] = SET_LIODN_BASE_1(1069), |
||||
#endif |
||||
#endif |
||||
#ifdef CONFIG_SYS_DPAA_PME |
||||
[FSL_HW_PORTAL_PME] = SET_LIODN_BASE_2(770, 846), |
||||
#endif |
||||
#ifdef CONFIG_SYS_DPAA_RMAN |
||||
[FSL_HW_PORTAL_RMAN] = SET_LIODN_BASE_1(922), |
||||
#endif |
||||
}; |
||||
@ -0,0 +1,237 @@ |
||||
/*
|
||||
* Copyright 2012 Freescale Semiconductor, Inc. |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <asm/fsl_serdes.h> |
||||
#include <asm/processor.h> |
||||
#include <asm/io.h> |
||||
#include "fsl_corenet2_serdes.h" |
||||
|
||||
struct serdes_config { |
||||
u32 protocol; |
||||
u8 lanes[SRDS_MAX_LANES]; |
||||
}; |
||||
|
||||
static struct serdes_config serdes1_cfg_tbl[] = { |
||||
/* SerDes 1 */ |
||||
{1, {XAUI_FM1_MAC9, XAUI_FM1_MAC9, |
||||
XAUI_FM1_MAC9, XAUI_FM1_MAC9, |
||||
XAUI_FM1_MAC10, XAUI_FM1_MAC10, |
||||
XAUI_FM1_MAC10, XAUI_FM1_MAC10}}, |
||||
{2, {HIGIG_FM1_MAC9, HIGIG_FM1_MAC9, |
||||
HIGIG_FM1_MAC9, HIGIG_FM1_MAC9, |
||||
HIGIG_FM1_MAC10, HIGIG_FM1_MAC10, |
||||
HIGIG_FM1_MAC10, HIGIG_FM1_MAC10}}, |
||||
{4, {HIGIG_FM1_MAC9, HIGIG_FM1_MAC9, |
||||
HIGIG_FM1_MAC9, HIGIG_FM1_MAC9, |
||||
HIGIG_FM1_MAC10, HIGIG_FM1_MAC10, |
||||
HIGIG_FM1_MAC10, HIGIG_FM1_MAC10}}, |
||||
{28, {SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6, |
||||
SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC9, |
||||
SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, |
||||
SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4}}, |
||||
{36, {SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6, |
||||
SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC9, |
||||
SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, |
||||
SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4}}, |
||||
{38, {NONE, NONE, QSGMII_FM1_B, NONE, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{40, {SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6, |
||||
SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC9, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{46, {SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6, |
||||
SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC9, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{48, {SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6, |
||||
SGMII_FM1_DTSEC10, SGMII_FM1_DTSEC9, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{} |
||||
}; |
||||
static struct serdes_config serdes2_cfg_tbl[] = { |
||||
/* SerDes 2 */ |
||||
{1, {XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
XAUI_FM2_MAC10, XAUI_FM2_MAC10, |
||||
XAUI_FM2_MAC10, XAUI_FM2_MAC10}}, |
||||
{2, {HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC10, HIGIG_FM2_MAC10, |
||||
HIGIG_FM2_MAC10, HIGIG_FM2_MAC10}}, |
||||
{4, {HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC10, HIGIG_FM2_MAC10, |
||||
HIGIG_FM2_MAC10, HIGIG_FM2_MAC10}}, |
||||
{7, {XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{13, {XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{14, {XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{16, {HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{22, {HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{23, {HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{25, {HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{26, {HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{28, {SGMII_FM2_DTSEC5, SGMII_FM2_DTSEC6, |
||||
SGMII_FM2_DTSEC10, SGMII_FM2_DTSEC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{36, {SGMII_FM2_DTSEC5, SGMII_FM2_DTSEC6, |
||||
SGMII_FM2_DTSEC10, SGMII_FM2_DTSEC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{38, {NONE, NONE, QSGMII_FM2_B, NONE, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{40, {SGMII_FM2_DTSEC5, SGMII_FM2_DTSEC6, |
||||
SGMII_FM2_DTSEC10, SGMII_FM2_DTSEC9, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{46, {SGMII_FM2_DTSEC5, SGMII_FM2_DTSEC6, |
||||
SGMII_FM2_DTSEC10, SGMII_FM2_DTSEC9, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{48, {SGMII_FM2_DTSEC5, SGMII_FM2_DTSEC6, |
||||
SGMII_FM2_DTSEC10, SGMII_FM2_DTSEC9, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{50, {XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
XAUI_FM2_MAC9, XAUI_FM2_MAC9, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{52, {HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{54, {HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
HIGIG_FM2_MAC9, HIGIG_FM2_MAC9, |
||||
NONE, NONE, QSGMII_FM1_A, NONE}}, |
||||
{56, {XFI_FM1_MAC9, XFI_FM1_MAC10, |
||||
XFI_FM2_MAC10, XFI_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{57, {XFI_FM1_MAC9, XFI_FM1_MAC10, |
||||
XFI_FM2_MAC10, XFI_FM2_MAC9, |
||||
SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2, |
||||
SGMII_FM2_DTSEC3, SGMII_FM2_DTSEC4}}, |
||||
{} |
||||
}; |
||||
static struct serdes_config serdes3_cfg_tbl[] = { |
||||
/* SerDes 3 */ |
||||
{2, {PCIE1, PCIE1, PCIE1, PCIE1, PCIE1, PCIE1, PCIE1, PCIE1}}, |
||||
{4, {PCIE1, PCIE1, PCIE1, PCIE1, PCIE2, PCIE2, PCIE2, PCIE2}}, |
||||
{6, {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1}}, |
||||
{8, {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, NONE, NONE, NONE}}, |
||||
{9, {INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN, |
||||
INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN}}, |
||||
{10, {INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN, |
||||
INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN}}, |
||||
{12, {INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN, |
||||
PCIE2, PCIE2, PCIE2, PCIE2}}, |
||||
{14, {INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN, |
||||
PCIE2, PCIE2, PCIE2, PCIE2}}, |
||||
{16, {INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN, |
||||
SRIO1, SRIO1, SRIO1, SRIO1}}, |
||||
{17, {INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN, |
||||
SRIO1, SRIO1, SRIO1, SRIO1}}, |
||||
{19, {INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN, |
||||
SRIO1, SRIO1, SRIO1, SRIO1}}, |
||||
{20, {INTERLAKEN, INTERLAKEN, INTERLAKEN, INTERLAKEN, |
||||
SRIO1, SRIO1, SRIO1, SRIO1}}, |
||||
{} |
||||
}; |
||||
static struct serdes_config serdes4_cfg_tbl[] = { |
||||
/* SerDes 4 */ |
||||
{2, {PCIE3, PCIE3, PCIE3, PCIE3, PCIE3, PCIE3, PCIE3, PCIE3}}, |
||||
{4, {PCIE3, PCIE3, PCIE3, PCIE3, PCIE4, PCIE4, PCIE4, PCIE4}}, |
||||
{6, {PCIE3, PCIE3, PCIE3, PCIE3, SRIO2, SRIO2, SRIO2, SRIO2}}, |
||||
{8, {PCIE3, PCIE3, PCIE3, PCIE3, SRIO2, SRIO2, SRIO2, SRIO2}}, |
||||
{10, {PCIE3, PCIE3, PCIE3, PCIE3, PCIE4, PCIE4, SATA1, SATA1}}, |
||||
{12, {PCIE3, PCIE3, PCIE3, PCIE3, AURORA, AURORA, SATA1, SATA1}}, |
||||
{14, {PCIE3, PCIE3, PCIE3, PCIE3, AURORA, AURORA, SRIO2, SRIO2}}, |
||||
{16, {PCIE3, PCIE3, PCIE3, PCIE3, AURORA, AURORA, SRIO2, SRIO2}}, |
||||
{18, {PCIE3, PCIE3, PCIE3, PCIE3, AURORA, AURORA, AURORA, AURORA}}, |
||||
{} |
||||
}; |
||||
static struct serdes_config *serdes_cfg_tbl[] = { |
||||
serdes1_cfg_tbl, |
||||
serdes2_cfg_tbl, |
||||
serdes3_cfg_tbl, |
||||
serdes4_cfg_tbl, |
||||
}; |
||||
|
||||
enum srds_prtcl serdes_get_prtcl(int serdes, int cfg, int lane) |
||||
{ |
||||
struct serdes_config *ptr; |
||||
|
||||
if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) |
||||
return 0; |
||||
|
||||
ptr = serdes_cfg_tbl[serdes]; |
||||
while (ptr->protocol) { |
||||
if (ptr->protocol == cfg) |
||||
return ptr->lanes[lane]; |
||||
ptr++; |
||||
} |
||||
return 0; |
||||
} |
||||
|
||||
int is_serdes_prtcl_valid(int serdes, u32 prtcl) |
||||
{ |
||||
int i; |
||||
struct serdes_config *ptr; |
||||
|
||||
if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) |
||||
return 0; |
||||
|
||||
ptr = serdes_cfg_tbl[serdes]; |
||||
while (ptr->protocol) { |
||||
if (ptr->protocol == prtcl) |
||||
break; |
||||
ptr++; |
||||
} |
||||
|
||||
if (!ptr->protocol) |
||||
return 0; |
||||
|
||||
for (i = 0; i < SRDS_MAX_LANES; i++) { |
||||
if (ptr->lanes[i] != NONE) |
||||
return 1; |
||||
} |
||||
|
||||
return 0; |
||||
} |
||||
@ -0,0 +1,128 @@ |
||||
/*
|
||||
* Copyright 2012 Freescale Semiconductor, Inc. |
||||
* Roy Zang <tie-fei.zang@freescale.com> |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
#include <common.h> |
||||
#include <phy.h> |
||||
#include <fm_eth.h> |
||||
#include <asm/io.h> |
||||
#include <asm/immap_85xx.h> |
||||
#include <asm/fsl_serdes.h> |
||||
|
||||
u32 port_to_devdisr[] = { |
||||
[FM1_DTSEC1] = FSL_CORENET_DEVDISR2_DTSEC1_1, |
||||
[FM1_DTSEC2] = FSL_CORENET_DEVDISR2_DTSEC1_2, |
||||
[FM1_DTSEC3] = FSL_CORENET_DEVDISR2_DTSEC1_3, |
||||
[FM1_DTSEC4] = FSL_CORENET_DEVDISR2_DTSEC1_4, |
||||
[FM1_DTSEC5] = FSL_CORENET_DEVDISR2_DTSEC1_5, |
||||
[FM1_DTSEC6] = FSL_CORENET_DEVDISR2_DTSEC1_6, |
||||
[FM1_DTSEC9] = FSL_CORENET_DEVDISR2_DTSEC1_9, |
||||
[FM1_DTSEC10] = FSL_CORENET_DEVDISR2_DTSEC1_10, |
||||
[FM1_10GEC1] = FSL_CORENET_DEVDISR2_10GEC1_1, |
||||
[FM1_10GEC2] = FSL_CORENET_DEVDISR2_10GEC1_2, |
||||
[FM2_DTSEC1] = FSL_CORENET_DEVDISR2_DTSEC2_1, |
||||
[FM2_DTSEC2] = FSL_CORENET_DEVDISR2_DTSEC2_2, |
||||
[FM2_DTSEC3] = FSL_CORENET_DEVDISR2_DTSEC2_3, |
||||
[FM2_DTSEC4] = FSL_CORENET_DEVDISR2_DTSEC2_4, |
||||
[FM2_DTSEC5] = FSL_CORENET_DEVDISR2_DTSEC2_5, |
||||
[FM2_DTSEC6] = FSL_CORENET_DEVDISR2_DTSEC2_6, |
||||
[FM2_DTSEC9] = FSL_CORENET_DEVDISR2_DTSEC2_9, |
||||
[FM2_DTSEC10] = FSL_CORENET_DEVDISR2_DTSEC2_10, |
||||
[FM2_10GEC1] = FSL_CORENET_DEVDISR2_10GEC2_1, |
||||
[FM2_10GEC2] = FSL_CORENET_DEVDISR2_10GEC2_2, |
||||
}; |
||||
|
||||
static int is_device_disabled(enum fm_port port) |
||||
{ |
||||
ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); |
||||
u32 devdisr2 = in_be32(&gur->devdisr2); |
||||
|
||||
return port_to_devdisr[port] & devdisr2; |
||||
} |
||||
|
||||
void fman_disable_port(enum fm_port port) |
||||
{ |
||||
ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); |
||||
|
||||
setbits_be32(&gur->devdisr2, port_to_devdisr[port]); |
||||
} |
||||
|
||||
phy_interface_t fman_port_enet_if(enum fm_port port) |
||||
{ |
||||
ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); |
||||
u32 rcwsr13 = in_be32(&gur->rcwsr[13]); |
||||
|
||||
if (is_device_disabled(port)) |
||||
return PHY_INTERFACE_MODE_NONE; |
||||
|
||||
if ((port == FM1_10GEC1 || port == FM1_10GEC2) |
||||
&& (is_serdes_configured(XAUI_FM1))) |
||||
return PHY_INTERFACE_MODE_XGMII; |
||||
|
||||
if ((port == FM2_10GEC1 || port == FM2_10GEC2) |
||||
&& (is_serdes_configured(XAUI_FM2))) |
||||
return PHY_INTERFACE_MODE_XGMII; |
||||
|
||||
#define FSL_CORENET_RCWSR13_EC1 0x60000000 /* bits 417..418 */ |
||||
#define FSL_CORENET_RCWSR13_EC1_FM2_DTSEC5_RGMII 0x00000000 |
||||
#define FSL_CORENET_RCWSR13_EC1_FM2_GPIO 0x40000000 |
||||
#define FSL_CORENET_RCWSR13_EC2 0x18000000 /* bits 419..420 */ |
||||
#define FSL_CORENET_RCWSR13_EC2_FM1_DTSEC5_RGMII 0x00000000 |
||||
#define FSL_CORENET_RCWSR13_EC2_FM2_DTSEC6_RGMII 0x08000000 |
||||
#define FSL_CORENET_RCWSR13_EC2_FM1_GPIO 0x10000000 |
||||
/* handle RGMII first */ |
||||
if ((port == FM2_DTSEC5) && ((rcwsr13 & FSL_CORENET_RCWSR13_EC1) == |
||||
FSL_CORENET_RCWSR13_EC1_FM2_DTSEC5_RGMII)) |
||||
return PHY_INTERFACE_MODE_RGMII; |
||||
|
||||
if ((port == FM1_DTSEC5) && ((rcwsr13 & FSL_CORENET_RCWSR13_EC2) == |
||||
FSL_CORENET_RCWSR13_EC2_FM1_DTSEC5_RGMII)) |
||||
return PHY_INTERFACE_MODE_RGMII; |
||||
|
||||
if ((port == FM2_DTSEC6) && ((rcwsr13 & FSL_CORENET_RCWSR13_EC2) == |
||||
FSL_CORENET_RCWSR13_EC2_FM2_DTSEC6_RGMII)) |
||||
return PHY_INTERFACE_MODE_RGMII; |
||||
switch (port) { |
||||
case FM1_DTSEC1: |
||||
case FM1_DTSEC2: |
||||
case FM1_DTSEC3: |
||||
case FM1_DTSEC4: |
||||
case FM1_DTSEC5: |
||||
case FM1_DTSEC6: |
||||
case FM1_DTSEC9: |
||||
case FM1_DTSEC10: |
||||
if (is_serdes_configured(SGMII_FM1_DTSEC1 + port - FM1_DTSEC1)) |
||||
return PHY_INTERFACE_MODE_SGMII; |
||||
break; |
||||
case FM2_DTSEC1: |
||||
case FM2_DTSEC2: |
||||
case FM2_DTSEC3: |
||||
case FM2_DTSEC4: |
||||
case FM2_DTSEC5: |
||||
case FM2_DTSEC6: |
||||
case FM2_DTSEC9: |
||||
case FM2_DTSEC10: |
||||
if (is_serdes_configured(SGMII_FM2_DTSEC1 + port - FM2_DTSEC1)) |
||||
return PHY_INTERFACE_MODE_SGMII; |
||||
break; |
||||
default: |
||||
return PHY_INTERFACE_MODE_NONE; |
||||
} |
||||
|
||||
return PHY_INTERFACE_MODE_NONE; |
||||
} |
||||
Loading…
Reference in new issue