We should be setting the FPGA Interface Group global bit that will correctly disable all interfaces between the FPGA and HPS. Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>master
parent
1720fad0f1
commit
b00a21f088
Loading…
Reference in new issue