|
|
|
@ -2,8 +2,8 @@ |
|
|
|
|
* (C) Copyright 2005 |
|
|
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
|
|
|
|
* |
|
|
|
|
* (C) Copyright 2003 |
|
|
|
|
* Reinhard Meyer, EMK Elektronik GmbH, r.meyer@emk-elektronik.de |
|
|
|
|
* (C) Copyright 2004 |
|
|
|
|
* Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com. |
|
|
|
|
* |
|
|
|
|
* See file CREDITS for list of people who contributed to this |
|
|
|
|
* project. |
|
|
|
@ -28,64 +28,209 @@ |
|
|
|
|
#include <mpc5xxx.h> |
|
|
|
|
#include <pci.h> |
|
|
|
|
|
|
|
|
|
/*****************************************************************************
|
|
|
|
|
* initialize SDRAM/DDRAM controller. |
|
|
|
|
* TBD: get data from I2C EEPROM |
|
|
|
|
*****************************************************************************/ |
|
|
|
|
long int initdram (int board_type) |
|
|
|
|
{ |
|
|
|
|
ulong dramsize = 0; |
|
|
|
|
#ifndef CFG_RAMBOOT |
|
|
|
|
#if 0 |
|
|
|
|
ulong t; |
|
|
|
|
ulong tap_del; |
|
|
|
|
#if defined(CONFIG_MPC5200_DDR) |
|
|
|
|
#include "mt46v16m16-75.h" |
|
|
|
|
#else |
|
|
|
|
#include "mt48lc16m32s2-75.h" |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#define MODE_EN 0x80000000 |
|
|
|
|
#define SOFT_PRE 2 |
|
|
|
|
#define SOFT_REF 4 |
|
|
|
|
|
|
|
|
|
/* configure SDRAM start/end */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CS0CFG = (CFG_SDRAM_BASE & 0xFFF00000) | CFG_DRAM_RAM_SIZE; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CS1CFG = 0x8000000; |
|
|
|
|
|
|
|
|
|
/* setup config registers */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CONFIG1 = CFG_DRAM_CONFIG1; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CONFIG2 = CFG_DRAM_CONFIG2; |
|
|
|
|
#ifndef CFG_RAMBOOT |
|
|
|
|
static void sdram_start (int hi_addr) |
|
|
|
|
{ |
|
|
|
|
long hi_addr_bit = hi_addr ? 0x01000000 : 0; |
|
|
|
|
|
|
|
|
|
/* unlock mode register */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = CFG_DRAM_CONTROL | MODE_EN; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = SDRAM_CONTROL | 0x80000000 | hi_addr_bit; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
/* precharge all banks */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = CFG_DRAM_CONTROL | MODE_EN | SOFT_PRE; |
|
|
|
|
#ifdef CFG_DRAM_DDR |
|
|
|
|
/* set extended mode register */ |
|
|
|
|
*(vu_short *)MPC5XXX_SDRAM_MODE = CFG_DRAM_EMODE; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = SDRAM_CONTROL | 0x80000002 | hi_addr_bit; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
#if SDRAM_DDR |
|
|
|
|
/* set mode register: extended mode */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_MODE = SDRAM_EMODE; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
/* set mode register: reset DLL */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_MODE = SDRAM_MODE | 0x04000000; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
#endif |
|
|
|
|
/* set mode register */ |
|
|
|
|
*(vu_short *)MPC5XXX_SDRAM_MODE = CFG_DRAM_MODE | 0x0400; |
|
|
|
|
|
|
|
|
|
/* precharge all banks */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = CFG_DRAM_CONTROL | MODE_EN | SOFT_PRE; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = SDRAM_CONTROL | 0x80000002 | hi_addr_bit; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
/* auto refresh */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = CFG_DRAM_CONTROL | MODE_EN | SOFT_REF; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = SDRAM_CONTROL | 0x80000004 | hi_addr_bit; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
/* set mode register */ |
|
|
|
|
*(vu_short *)MPC5XXX_SDRAM_MODE = CFG_DRAM_MODE; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_MODE = SDRAM_MODE; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
/* normal operation */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = CFG_DRAM_CONTROL; |
|
|
|
|
/* write default TAP delay */ |
|
|
|
|
*(vu_long *)MPC5XXX_CDM_PORCFG = CFG_DRAM_TAP_DEL << 24; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CTRL = SDRAM_CONTROL | hi_addr_bit; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
} |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* ATTENTION: Although partially referenced initdram does NOT make real use |
|
|
|
|
* use of CFG_SDRAM_BASE. The code does not work if CFG_SDRAM_BASE |
|
|
|
|
* is something else than 0x00000000. |
|
|
|
|
*/ |
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_MPC5200) |
|
|
|
|
long int initdram (int board_type) |
|
|
|
|
{ |
|
|
|
|
ulong dramsize = 0; |
|
|
|
|
ulong dramsize2 = 0; |
|
|
|
|
#ifndef CFG_RAMBOOT |
|
|
|
|
ulong test1, test2; |
|
|
|
|
|
|
|
|
|
/* setup SDRAM chip selects */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CS0CFG = 0x0000001e;/* 2G at 0x0 */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CS1CFG = 0x80000000;/* disabled */ |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
/* setup config registers */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CONFIG1 = SDRAM_CONFIG1; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CONFIG2 = SDRAM_CONFIG2; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
#if SDRAM_DDR |
|
|
|
|
/* set tap delay */ |
|
|
|
|
*(vu_long *)MPC5XXX_CDM_PORCFG = SDRAM_TAPDELAY; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
/* find RAM size using SDRAM CS0 only */ |
|
|
|
|
sdram_start(0); |
|
|
|
|
test1 = get_ram_size((ulong *)CFG_SDRAM_BASE, 0x80000000); |
|
|
|
|
sdram_start(1); |
|
|
|
|
test2 = get_ram_size((ulong *)CFG_SDRAM_BASE, 0x80000000); |
|
|
|
|
if (test1 > test2) { |
|
|
|
|
sdram_start(0); |
|
|
|
|
dramsize = test1; |
|
|
|
|
} else { |
|
|
|
|
dramsize = test2; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
/* memory smaller than 1MB is impossible */ |
|
|
|
|
if (dramsize < (1 << 20)) { |
|
|
|
|
dramsize = 0; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
/* set SDRAM CS0 size according to the amount of RAM found */ |
|
|
|
|
if (dramsize > 0) { |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CS0CFG = 0x13 + __builtin_ffs(dramsize >> 20) - 1; |
|
|
|
|
} else { |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CS0CFG = 0; /* disabled */ |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
/* let SDRAM CS1 start right after CS0 */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CS1CFG = dramsize + 0x0000001e;/* 2G */ |
|
|
|
|
|
|
|
|
|
/* find RAM size using SDRAM CS1 only */ |
|
|
|
|
sdram_start(0); |
|
|
|
|
test1 = get_ram_size((ulong *)(CFG_SDRAM_BASE + dramsize), 0x80000000); |
|
|
|
|
sdram_start(1); |
|
|
|
|
test2 = get_ram_size((ulong *)(CFG_SDRAM_BASE + dramsize), 0x80000000); |
|
|
|
|
if (test1 > test2) { |
|
|
|
|
sdram_start(0); |
|
|
|
|
dramsize2 = test1; |
|
|
|
|
} else { |
|
|
|
|
dramsize2 = test2; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
/* memory smaller than 1MB is impossible */ |
|
|
|
|
if (dramsize2 < (1 << 20)) { |
|
|
|
|
dramsize2 = 0; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
/* set SDRAM CS1 size according to the amount of RAM found */ |
|
|
|
|
if (dramsize2 > 0) { |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CS1CFG = dramsize |
|
|
|
|
| (0x13 + __builtin_ffs(dramsize2 >> 20) - 1); |
|
|
|
|
} else { |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CS1CFG = dramsize; /* disabled */ |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
#else /* CFG_RAMBOOT */ |
|
|
|
|
|
|
|
|
|
/* retrieve size of memory connected to SDRAM CS0 */ |
|
|
|
|
dramsize = *(vu_long *)MPC5XXX_SDRAM_CS0CFG & 0xFF; |
|
|
|
|
if (dramsize >= 0x13) { |
|
|
|
|
dramsize = (1 << (dramsize - 0x13)) << 20; |
|
|
|
|
} else { |
|
|
|
|
dramsize = 0; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
/* retrieve size of memory connected to SDRAM CS1 */ |
|
|
|
|
dramsize2 = *(vu_long *)MPC5XXX_SDRAM_CS1CFG & 0xFF; |
|
|
|
|
if (dramsize2 >= 0x13) { |
|
|
|
|
dramsize2 = (1 << (dramsize2 - 0x13)) << 20; |
|
|
|
|
} else { |
|
|
|
|
dramsize2 = 0; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
#endif /* CFG_RAMBOOT */ |
|
|
|
|
|
|
|
|
|
dramsize = ((1 << (*(vu_long *)MPC5XXX_SDRAM_CS0CFG - 0x13)) << 20) + |
|
|
|
|
((1 << (*(vu_long *)MPC5XXX_SDRAM_CS1CFG - 0x13)) << 20); |
|
|
|
|
return dramsize + dramsize2; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MGT5100) |
|
|
|
|
|
|
|
|
|
long int initdram (int board_type) |
|
|
|
|
{ |
|
|
|
|
ulong dramsize = 0; |
|
|
|
|
#ifndef CFG_RAMBOOT |
|
|
|
|
ulong test1, test2; |
|
|
|
|
|
|
|
|
|
/* setup and enable SDRAM chip selects */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_START = 0x00000000; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_STOP = 0x0000ffff;/* 2G */ |
|
|
|
|
*(vu_long *)MPC5XXX_ADDECR |= (1 << 22); /* Enable SDRAM */ |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
/* setup config registers */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CONFIG1 = SDRAM_CONFIG1; |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_CONFIG2 = SDRAM_CONFIG2; |
|
|
|
|
|
|
|
|
|
/* address select register */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_XLBSEL = SDRAM_ADDRSEL; |
|
|
|
|
__asm__ volatile ("sync"); |
|
|
|
|
|
|
|
|
|
/* find RAM size */ |
|
|
|
|
sdram_start(0); |
|
|
|
|
test1 = get_ram_size((ulong *)CFG_SDRAM_BASE, 0x80000000); |
|
|
|
|
sdram_start(1); |
|
|
|
|
test2 = get_ram_size((ulong *)CFG_SDRAM_BASE, 0x80000000); |
|
|
|
|
if (test1 > test2) { |
|
|
|
|
sdram_start(0); |
|
|
|
|
dramsize = test1; |
|
|
|
|
} else { |
|
|
|
|
dramsize = test2; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
/* set SDRAM end address according to size */ |
|
|
|
|
*(vu_long *)MPC5XXX_SDRAM_STOP = ((dramsize - 1) >> 15); |
|
|
|
|
|
|
|
|
|
#else /* CFG_RAMBOOT */ |
|
|
|
|
|
|
|
|
|
/* Retrieve amount of SDRAM available */ |
|
|
|
|
dramsize = ((*(vu_long *)MPC5XXX_SDRAM_STOP + 1) << 15); |
|
|
|
|
|
|
|
|
|
#endif /* CFG_RAMBOOT */ |
|
|
|
|
|
|
|
|
|
/* return total ram size */ |
|
|
|
|
return dramsize; |
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
/*****************************************************************************
|
|
|
|
|
* print board identification |
|
|
|
|
*****************************************************************************/ |
|
|
|
|
#else |
|
|
|
|
#error Neither CONFIG_MPC5200 or CONFIG_MGT5100 defined |
|
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
int checkboard (void) |
|
|
|
|
{ |
|
|
|
|
puts ("Board: CANMB\n"); |
|
|
|
|