should look at LSB of L1CSRn registers to determine if L1 cache is enabled, not the MSB. Patch by Murray Jensen, 19 Jul 2005master
parent
f07217c9e2
commit
b38dbd4622
Loading…
Reference in new issue