OMAP3: mt_ventoux: updated timing for FPGA

Fix chipselect timing for FPGA

Signed-off-by: Stefano Babic <sbabic@denx.de>
Cc: Tom Rini <trini@ti.com>

board/teejet/mt_ventoux/mt_ventoux.h

@@ -31,12 +31,11 @@ const omap3_sysinfo sysinfo = {
 
 /* FPGA CS1 configuration */
 #define FPGA_GPMC_CONFIG1	0x00001200
-#define FPGA_GPMC_CONFIG2	0x00111a00
-#define FPGA_GPMC_CONFIG3	0x00010100
-#define FPGA_GPMC_CONFIG4	0x06041a04
-#define FPGA_GPMC_CONFIG5	0x0019101a
-#define FPGA_GPMC_CONFIG6	0x890503c0
-#define FPGA_GPMC_CONFIG7	0x00000860
+#define FPGA_GPMC_CONFIG2	0x00161f00
+#define FPGA_GPMC_CONFIG3	0x00040400
+#define FPGA_GPMC_CONFIG4	0x120c1f08
+#define FPGA_GPMC_CONFIG5	0x001e161f
+#define FPGA_GPMC_CONFIG6	0x96080fcf
 
 #define FPGA_BASE_ADDR		0x20000000