Whitebox
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Enable L2 cache parity/ECC error checking

Browse Source 
Signed-off-by: James Yang <James.Yang@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
master
James Yang 12 years ago committed by Andy Fleming
parent 9cefbd64b2
commit c416faf84f
2 changed files with 2 additions and 2 deletions
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Show Stats Download Patch File Download Diff File
  1. 2
      arch/powerpc/cpu/mpc85xx/cpu_init.c
  2. 2
      arch/powerpc/cpu/mpc85xx/start.S

2
arch/powerpc/cpu/mpc85xx/cpu_init.c
Unescape View File

@ -337,7 +337,7 @@ int enable_cluster_l2(void)
while ((in_be32(&l2cache->l2csr0)
& (L2CSR0_L2FI|L2CSR0_L2LFC)) != 0)
;
out_be32(&l2cache->l2csr0, L2CSR0_L2E);
out_be32(&l2cache->l2csr0, L2CSR0_L2E|L2CSR0_L2PE);
}
i++;
} while (!(cluster & TP_CLUSTER_EOC));

2
arch/powerpc/cpu/mpc85xx/start.S
Unescape View File

@ -734,7 +734,7 @@ enable_l2_cluster_l2:
isync
and. r1, r0, r4
bne 1b
lis r4, L2CSR0_L2E@h
lis r4, (L2CSR0_L2E|L2CSR0_L2PE)@h
sync
stw r4, 0(r3) /* enable L2 */
delete_ccsr_l2_tlb:

Write Preview
Loading…
Cancel
Save