MPU's region setup can be factorized between STM32F4/F7/H7 SoCs family and used a common MPU's region config. Only one exception for STM32H7 which doesn't have device area located at 0xA000 0000. For STM32F4, configure_clocks() need to be moved from arch_cpu_init() to board_early_init_f(). Signed-off-by: Patrice Chotard <patrice.chotard@st.com> Reviewed-by: Vikas Manocha <vikas.manocha@st.com>master
parent
014a953c4a
commit
c729fb258a
@ -1,41 +0,0 @@ |
||||
/*
|
||||
* (C) Copyright 2015 |
||||
* Kamil Lulko, <kamil.lulko@gmail.com> |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0+ |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <asm/io.h> |
||||
#include <asm/armv7m_mpu.h> |
||||
#include <asm/arch/stm32.h> |
||||
|
||||
u32 get_cpu_rev(void) |
||||
{ |
||||
return 0; |
||||
} |
||||
|
||||
int arch_cpu_init(void) |
||||
{ |
||||
struct mpu_region_config stm32_region_config[] = { |
||||
{ 0x00000000, REGION_0, XN_DIS, PRIV_RW_USR_RW, |
||||
STRONG_ORDER, REGION_4GB }, |
||||
}; |
||||
int i; |
||||
|
||||
configure_clocks(); |
||||
/*
|
||||
* Configure the memory protection unit (MPU) to allow full access to |
||||
* the whole 4GB address space. |
||||
*/ |
||||
disable_mpu(); |
||||
for (i = 0; i < ARRAY_SIZE(stm32_region_config); i++) |
||||
mpu_config(&stm32_region_config[i]); |
||||
enable_mpu(); |
||||
|
||||
return 0; |
||||
} |
||||
|
||||
void s_init(void) |
||||
{ |
||||
} |
@ -1,49 +0,0 @@ |
||||
/*
|
||||
* (C) Copyright 2015 |
||||
* Kamil Lulko, <kamil.lulko@gmail.com> |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0+ |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <asm/io.h> |
||||
#include <asm/armv7m_mpu.h> |
||||
#include <asm/arch/stm32.h> |
||||
|
||||
u32 get_cpu_rev(void) |
||||
{ |
||||
return 0; |
||||
} |
||||
|
||||
int arch_cpu_init(void) |
||||
{ |
||||
int i; |
||||
|
||||
struct mpu_region_config stm32_region_config[] = { |
||||
{ 0x00000000, REGION_0, XN_DIS, PRIV_RW_USR_RW, |
||||
O_I_WB_RD_WR_ALLOC, REGION_4GB }, |
||||
|
||||
{ 0x00000000, REGION_1, XN_DIS, PRIV_RW_USR_RW, |
||||
STRONG_ORDER, REGION_512MB }, |
||||
|
||||
{ 0x40000000, REGION_2, XN_EN, PRIV_RW_USR_RW, |
||||
DEVICE_NON_SHARED, REGION_512MB }, |
||||
|
||||
{ 0xA0000000, REGION_3, XN_EN, PRIV_RW_USR_RW, |
||||
DEVICE_NON_SHARED, REGION_512MB }, |
||||
|
||||
{ 0xE0000000, REGION_4, XN_EN, PRIV_RW_USR_RW, |
||||
STRONG_ORDER, REGION_512MB }, |
||||
}; |
||||
|
||||
disable_mpu(); |
||||
for (i = 0; i < ARRAY_SIZE(stm32_region_config); i++) |
||||
mpu_config(&stm32_region_config[i]); |
||||
enable_mpu(); |
||||
|
||||
return 0; |
||||
} |
||||
|
||||
void s_init(void) |
||||
{ |
||||
} |
@ -1,8 +0,0 @@ |
||||
#
|
||||
# Copyright (C) 2017, STMicroelectronics - All Rights Reserved
|
||||
# Author(s): Patrice CHOTARD, <patrice.chotard@st.com> for STMicroelectronics.
|
||||
#
|
||||
# SPDX-License-Identifier: GPL-2.0+
|
||||
#
|
||||
|
||||
obj-y += soc.o
|
Loading…
Reference in new issue