The BF537-STAMP Blackfin board had a driver for working with NAND devices that are simply memory mapped. Since there is nothing Blackfin specific about this, generalize the driver a bit so that everyone can leverage it. Signed-off-by: Mike Frysinger <vapier@gentoo.org> Signed-off-by: Scott Wood <scottwood@freescale.com>master
Mike Frysinger
16 years ago
committed by
Scott Wood
parent
d27bc728cf
commit
cd84423a09
@ -1,100 +0,0 @@ |
||||
/*
|
||||
* Copyright (c) 2006-2007 Analog Devices Inc. |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <asm/io.h> |
||||
|
||||
#include <nand.h> |
||||
|
||||
#define CONCAT(a,b,c,d) a ## b ## c ## d |
||||
#define PORT(a,b) CONCAT(pPORT,a,b,) |
||||
|
||||
#ifndef CONFIG_NAND_GPIO_PORT |
||||
#define CONFIG_NAND_GPIO_PORT F |
||||
#endif |
||||
|
||||
/*
|
||||
* hardware specific access to control-lines |
||||
*/ |
||||
static void bfin_hwcontrol(struct mtd_info *mtd, int cmd, unsigned int ctrl) |
||||
{ |
||||
register struct nand_chip *this = mtd->priv; |
||||
u32 IO_ADDR_W = (u32) this->IO_ADDR_W; |
||||
|
||||
if (ctrl & NAND_CTRL_CHANGE) { |
||||
if (ctrl & NAND_CLE) |
||||
IO_ADDR_W = CONFIG_SYS_NAND_BASE + BFIN_NAND_CLE; |
||||
else |
||||
IO_ADDR_W = CONFIG_SYS_NAND_BASE; |
||||
if (ctrl & NAND_ALE) |
||||
IO_ADDR_W = CONFIG_SYS_NAND_BASE + BFIN_NAND_ALE; |
||||
else |
||||
IO_ADDR_W = CONFIG_SYS_NAND_BASE; |
||||
this->IO_ADDR_W = (void __iomem *) IO_ADDR_W; |
||||
} |
||||
this->IO_ADDR_R = this->IO_ADDR_W; |
||||
|
||||
/* Drain the writebuffer */ |
||||
SSYNC(); |
||||
|
||||
if (cmd != NAND_CMD_NONE) |
||||
writeb(cmd, this->IO_ADDR_W); |
||||
} |
||||
|
||||
int bfin_device_ready(struct mtd_info *mtd) |
||||
{ |
||||
int ret = (*PORT(CONFIG_NAND_GPIO_PORT, IO) & BFIN_NAND_READY) ? 1 : 0; |
||||
SSYNC(); |
||||
return ret; |
||||
} |
||||
|
||||
/*
|
||||
* Board-specific NAND initialization. The following members of the |
||||
* argument are board-specific (per include/linux/mtd/nand.h): |
||||
* - IO_ADDR_R?: address to read the 8 I/O lines of the flash device |
||||
* - IO_ADDR_W?: address to write the 8 I/O lines of the flash device |
||||
* - cmd_ctrl: hardwarespecific function for accesing control-lines |
||||
* - dev_ready: hardwarespecific function for accesing device ready/busy line |
||||
* - enable_hwecc?: function to enable (reset) hardware ecc generator. Must |
||||
* only be provided if a hardware ECC is available |
||||
* - ecc.mode: mode of ecc, see defines |
||||
* - chip_delay: chip dependent delay for transfering data from array to |
||||
* read regs (tR) |
||||
* - options: various chip options. They can partly be set to inform |
||||
* nand_scan about special functionality. See the defines for further |
||||
* explanation |
||||
* Members with a "?" were not set in the merged testing-NAND branch, |
||||
* so they are not set here either. |
||||
*/ |
||||
int board_nand_init(struct nand_chip *nand) |
||||
{ |
||||
*PORT(CONFIG_NAND_GPIO_PORT, _FER) &= ~BFIN_NAND_READY; |
||||
*PORT(CONFIG_NAND_GPIO_PORT, IO_DIR) &= ~BFIN_NAND_READY; |
||||
*PORT(CONFIG_NAND_GPIO_PORT, IO_INEN) |= BFIN_NAND_READY; |
||||
|
||||
nand->cmd_ctrl = bfin_hwcontrol; |
||||
nand->ecc.mode = NAND_ECC_SOFT; |
||||
nand->dev_ready = bfin_device_ready; |
||||
nand->chip_delay = 30; |
||||
|
||||
return 0; |
||||
} |
||||
@ -0,0 +1,53 @@ |
||||
/*
|
||||
* Genericish driver for memory mapped NAND devices |
||||
* |
||||
* Copyright (c) 2006-2009 Analog Devices Inc. |
||||
* Licensed under the GPL-2 or later. |
||||
*/ |
||||
|
||||
/* Your board must implement the following macros:
|
||||
* NAND_PLAT_WRITE_CMD(chip, cmd) |
||||
* NAND_PLAT_WRITE_ADR(chip, cmd) |
||||
* NAND_PLAT_INIT() |
||||
* |
||||
* It may also implement the following: |
||||
* NAND_PLAT_DEV_READY(chip) |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <asm/io.h> |
||||
|
||||
#include <nand.h> |
||||
|
||||
static void plat_cmd_ctrl(struct mtd_info *mtd, int cmd, unsigned int ctrl) |
||||
{ |
||||
struct nand_chip *this = mtd->priv; |
||||
|
||||
if (cmd == NAND_CMD_NONE) |
||||
return; |
||||
|
||||
if (ctrl & NAND_CLE) |
||||
NAND_PLAT_WRITE_CMD(this, cmd); |
||||
else |
||||
NAND_PLAT_WRITE_ADR(this, cmd); |
||||
} |
||||
|
||||
#ifdef NAND_PLAT_DEV_READY |
||||
static int plat_dev_ready(struct mtd_info *mtd) |
||||
{ |
||||
return NAND_PLAT_DEV_READY((struct nand_chip *)mtd->priv); |
||||
} |
||||
#else |
||||
# define plat_dev_ready NULL |
||||
#endif |
||||
|
||||
int board_nand_init(struct nand_chip *nand) |
||||
{ |
||||
NAND_PLAT_INIT(); |
||||
|
||||
nand->cmd_ctrl = plat_cmd_ctrl; |
||||
nand->dev_ready = plat_dev_ready; |
||||
nand->ecc.mode = NAND_ECC_SOFT; |
||||
|
||||
return 0; |
||||
} |
||||
Loading…
Reference in new issue