Add MMU mappings for AM654 SoC. Reviewed-by: Tom Rini <trini@konsulko.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>lime2-spi
parent
c68721d93a
commit
e091832f25
@ -0,0 +1,45 @@ |
||||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* K3: ARM64 MMU setup |
||||
* |
||||
* Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
|
||||
* Lokesh Vutla <lokeshvutla@ti.com> |
||||
* (This file is derived from arch/arm/cpu/armv8/zynqmp/cpu.c) |
||||
* |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <asm/system.h> |
||||
#include <asm/armv8/mmu.h> |
||||
|
||||
/* NR_DRAM_BANKS + 32bit IO + 64bit IO + terminator */ |
||||
#define NR_MMU_REGIONS (CONFIG_NR_DRAM_BANKS + 3) |
||||
|
||||
/* ToDo: Add 64bit IO */ |
||||
struct mm_region am654_mem_map[NR_MMU_REGIONS] = { |
||||
{ |
||||
.virt = 0x0UL, |
||||
.phys = 0x0UL, |
||||
.size = 0x80000000UL, |
||||
.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | |
||||
PTE_BLOCK_NON_SHARE | |
||||
PTE_BLOCK_PXN | PTE_BLOCK_UXN |
||||
}, { |
||||
.virt = 0x80000000UL, |
||||
.phys = 0x80000000UL, |
||||
.size = 0x80000000UL, |
||||
.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | |
||||
PTE_BLOCK_INNER_SHARE |
||||
}, { |
||||
.virt = 0x880000000UL, |
||||
.phys = 0x880000000UL, |
||||
.size = 0x80000000UL, |
||||
.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | |
||||
PTE_BLOCK_INNER_SHARE |
||||
}, { |
||||
/* List terminator */ |
||||
0, |
||||
} |
||||
}; |
||||
|
||||
struct mm_region *mem_map = am654_mem_map; |
Loading…
Reference in new issue