SPL needs to detect FPGA device which will be used for loading bitstream. Signed-off-by: Michal Simek <michal.simek@xilinx.com>master
parent
6583505c23
commit
ebd322de43
Loading…
Reference in new issue