upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
139 lines
3.1 KiB
139 lines
3.1 KiB
/*
|
|
* Ugly header containing required header files. This could be adjusted
|
|
* so that including asm/arch/hardware includes the correct file.
|
|
*
|
|
* (C) Copyright 2000-2009
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_PPC_H
|
|
#define __ASM_PPC_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#if defined(CONFIG_8xx)
|
|
#include <asm/8xx_immap.h>
|
|
#endif
|
|
#ifdef CONFIG_MPC86xx
|
|
#include <mpc86xx.h>
|
|
#include <asm/immap_86xx.h>
|
|
#endif
|
|
#ifdef CONFIG_MPC85xx
|
|
#include <mpc85xx.h>
|
|
#include <asm/immap_85xx.h>
|
|
#endif
|
|
#ifdef CONFIG_MPC83xx
|
|
#include <mpc83xx.h>
|
|
#include <asm/immap_83xx.h>
|
|
#endif
|
|
#ifdef CONFIG_SOC_DA8XX
|
|
#include <asm/arch/hardware.h>
|
|
#endif
|
|
#ifdef CONFIG_FSL_LSCH3
|
|
#include <asm/arch/immap_lsch3.h>
|
|
#endif
|
|
#ifdef CONFIG_FSL_LSCH2
|
|
#include <asm/arch/immap_lsch2.h>
|
|
#endif
|
|
|
|
#include <asm/processor.h>
|
|
|
|
#if defined(CONFIG_8xx)
|
|
static inline uint get_immr(uint mask)
|
|
{
|
|
uint immr = mfspr(SPRN_IMMR);
|
|
|
|
return mask ? (immr & mask) : immr;
|
|
}
|
|
#endif
|
|
static inline uint get_pvr(void)
|
|
{
|
|
return mfspr(PVR);
|
|
}
|
|
|
|
static inline uint get_svr(void)
|
|
{
|
|
return mfspr(SVR);
|
|
}
|
|
|
|
#if defined(CONFIG_MPC85xx) || \
|
|
defined(CONFIG_MPC86xx) || \
|
|
defined(CONFIG_MPC83xx)
|
|
unsigned char in8(unsigned int);
|
|
void out8(unsigned int, unsigned char);
|
|
unsigned short in16(unsigned int);
|
|
unsigned short in16r(unsigned int);
|
|
void out16(unsigned int, unsigned short value);
|
|
void out16r(unsigned int, unsigned short value);
|
|
unsigned long in32(unsigned int);
|
|
unsigned long in32r(unsigned int);
|
|
void out32(unsigned int, unsigned long value);
|
|
void out32r(unsigned int, unsigned long value);
|
|
void ppcDcbf(unsigned long value);
|
|
void ppcDcbi(unsigned long value);
|
|
void ppcSync(void);
|
|
void ppcDcbz(unsigned long value);
|
|
#endif
|
|
#if defined(CONFIG_MPC83xx)
|
|
void ppcDWload(unsigned int *addr, unsigned int *ret);
|
|
void ppcDWstore(unsigned int *addr, unsigned int *value);
|
|
void disable_addr_trans(void);
|
|
void enable_addr_trans(void);
|
|
#if defined(CONFIG_DDR_ECC) && !defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
|
|
void ddr_enable_ecc(unsigned int dram_size);
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(CONFIG_MPC85xx)
|
|
typedef MPC85xx_SYS_INFO sys_info_t;
|
|
void get_sys_info(sys_info_t *);
|
|
void ft_fixup_cpu(void *, u64);
|
|
void ft_fixup_num_cores(void *);
|
|
#endif
|
|
#if defined(CONFIG_MPC86xx)
|
|
ulong get_bus_freq(ulong);
|
|
typedef MPC86xx_SYS_INFO sys_info_t;
|
|
void get_sys_info(sys_info_t *);
|
|
static inline ulong get_ddr_freq(ulong dummy)
|
|
{
|
|
return get_bus_freq(dummy);
|
|
}
|
|
#else
|
|
ulong get_ddr_freq(ulong);
|
|
#endif
|
|
|
|
static inline unsigned long get_msr(void)
|
|
{
|
|
unsigned long msr;
|
|
|
|
asm volatile ("mfmsr %0" : "=r" (msr) : );
|
|
|
|
return msr;
|
|
}
|
|
|
|
static inline void set_msr(unsigned long msr)
|
|
{
|
|
asm volatile ("mtmsr %0" : : "r" (msr));
|
|
}
|
|
|
|
#ifdef CONFIG_CMD_REGINFO
|
|
void print_reginfo(void);
|
|
#endif
|
|
|
|
void interrupt_init_cpu(unsigned *);
|
|
void timer_interrupt_cpu(struct pt_regs *);
|
|
unsigned long search_exception_table(unsigned long addr);
|
|
|
|
#endif /* !__ASSEMBLY__ */
|
|
|
|
#ifdef CONFIG_PPC
|
|
/*
|
|
* Has to be included outside of the #ifndef __ASSEMBLY__ section.
|
|
* Otherwise might lead to compilation errors in assembler files.
|
|
*/
|
|
#include <asm/cache.h>
|
|
#endif
|
|
|
|
#endif
|
|
|