upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
290 lines
6.2 KiB
290 lines
6.2 KiB
/*
|
|
* Copyright (c) 2014 The Chromium OS Authors.
|
|
*
|
|
* Part of this file is adapted from coreboot
|
|
* src/arch/x86/include/arch/cpu.h and
|
|
* src/arch/x86/lib/cpu.c
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _ASM_CPU_H
|
|
#define _ASM_CPU_H
|
|
|
|
enum {
|
|
X86_VENDOR_INVALID = 0,
|
|
X86_VENDOR_INTEL,
|
|
X86_VENDOR_CYRIX,
|
|
X86_VENDOR_AMD,
|
|
X86_VENDOR_UMC,
|
|
X86_VENDOR_NEXGEN,
|
|
X86_VENDOR_CENTAUR,
|
|
X86_VENDOR_RISE,
|
|
X86_VENDOR_TRANSMETA,
|
|
X86_VENDOR_NSC,
|
|
X86_VENDOR_SIS,
|
|
X86_VENDOR_ANY = 0xfe,
|
|
X86_VENDOR_UNKNOWN = 0xff
|
|
};
|
|
|
|
/* Global descriptor table (GDT) bits */
|
|
enum {
|
|
GDT_4KB = 1ULL << 55,
|
|
GDT_32BIT = 1ULL << 54,
|
|
GDT_LONG = 1ULL << 53,
|
|
GDT_PRESENT = 1ULL << 47,
|
|
GDT_NOTSYS = 1ULL << 44,
|
|
GDT_CODE = 1ULL << 43,
|
|
GDT_LIMIT_LOW_SHIFT = 0,
|
|
GDT_LIMIT_LOW_MASK = 0xffff,
|
|
GDT_LIMIT_HIGH_SHIFT = 48,
|
|
GDT_LIMIT_HIGH_MASK = 0xf,
|
|
GDT_BASE_LOW_SHIFT = 16,
|
|
GDT_BASE_LOW_MASK = 0xffff,
|
|
GDT_BASE_HIGH_SHIFT = 56,
|
|
GDT_BASE_HIGH_MASK = 0xf,
|
|
};
|
|
|
|
/*
|
|
* System controllers in an x86 system. We mostly need to just find these and
|
|
* use them on PCI. At some point these might have their own uclass (e.g.
|
|
* UCLASS_VIDEO for the GMA device).
|
|
*/
|
|
enum {
|
|
X86_NONE,
|
|
X86_SYSCON_ME, /* Intel Management Engine */
|
|
X86_SYSCON_GMA, /* Intel Graphics Media Accelerator */
|
|
X86_SYSCON_PINCONF, /* Intel x86 pin configuration */
|
|
};
|
|
|
|
struct cpuid_result {
|
|
uint32_t eax;
|
|
uint32_t ebx;
|
|
uint32_t ecx;
|
|
uint32_t edx;
|
|
};
|
|
|
|
/*
|
|
* Generic CPUID function
|
|
*/
|
|
static inline struct cpuid_result cpuid(int op)
|
|
{
|
|
struct cpuid_result result;
|
|
asm volatile(
|
|
"mov %%ebx, %%edi;"
|
|
"cpuid;"
|
|
"mov %%ebx, %%esi;"
|
|
"mov %%edi, %%ebx;"
|
|
: "=a" (result.eax),
|
|
"=S" (result.ebx),
|
|
"=c" (result.ecx),
|
|
"=d" (result.edx)
|
|
: "0" (op)
|
|
: "edi");
|
|
return result;
|
|
}
|
|
|
|
/*
|
|
* Generic Extended CPUID function
|
|
*/
|
|
static inline struct cpuid_result cpuid_ext(int op, unsigned ecx)
|
|
{
|
|
struct cpuid_result result;
|
|
asm volatile(
|
|
"mov %%ebx, %%edi;"
|
|
"cpuid;"
|
|
"mov %%ebx, %%esi;"
|
|
"mov %%edi, %%ebx;"
|
|
: "=a" (result.eax),
|
|
"=S" (result.ebx),
|
|
"=c" (result.ecx),
|
|
"=d" (result.edx)
|
|
: "0" (op), "2" (ecx)
|
|
: "edi");
|
|
return result;
|
|
}
|
|
|
|
/*
|
|
* CPUID functions returning a single datum
|
|
*/
|
|
static inline unsigned int cpuid_eax(unsigned int op)
|
|
{
|
|
unsigned int eax;
|
|
|
|
__asm__("mov %%ebx, %%edi;"
|
|
"cpuid;"
|
|
"mov %%edi, %%ebx;"
|
|
: "=a" (eax)
|
|
: "0" (op)
|
|
: "ecx", "edx", "edi");
|
|
return eax;
|
|
}
|
|
|
|
static inline unsigned int cpuid_ebx(unsigned int op)
|
|
{
|
|
unsigned int eax, ebx;
|
|
|
|
__asm__("mov %%ebx, %%edi;"
|
|
"cpuid;"
|
|
"mov %%ebx, %%esi;"
|
|
"mov %%edi, %%ebx;"
|
|
: "=a" (eax), "=S" (ebx)
|
|
: "0" (op)
|
|
: "ecx", "edx", "edi");
|
|
return ebx;
|
|
}
|
|
|
|
static inline unsigned int cpuid_ecx(unsigned int op)
|
|
{
|
|
unsigned int eax, ecx;
|
|
|
|
__asm__("mov %%ebx, %%edi;"
|
|
"cpuid;"
|
|
"mov %%edi, %%ebx;"
|
|
: "=a" (eax), "=c" (ecx)
|
|
: "0" (op)
|
|
: "edx", "edi");
|
|
return ecx;
|
|
}
|
|
|
|
static inline unsigned int cpuid_edx(unsigned int op)
|
|
{
|
|
unsigned int eax, edx;
|
|
|
|
__asm__("mov %%ebx, %%edi;"
|
|
"cpuid;"
|
|
"mov %%edi, %%ebx;"
|
|
: "=a" (eax), "=d" (edx)
|
|
: "0" (op)
|
|
: "ecx", "edi");
|
|
return edx;
|
|
}
|
|
|
|
/* Standard macro to see if a specific flag is changeable */
|
|
static inline int flag_is_changeable_p(uint32_t flag)
|
|
{
|
|
uint32_t f1, f2;
|
|
|
|
asm(
|
|
"pushfl\n\t"
|
|
"pushfl\n\t"
|
|
"popl %0\n\t"
|
|
"movl %0,%1\n\t"
|
|
"xorl %2,%0\n\t"
|
|
"pushl %0\n\t"
|
|
"popfl\n\t"
|
|
"pushfl\n\t"
|
|
"popl %0\n\t"
|
|
"popfl\n\t"
|
|
: "=&r" (f1), "=&r" (f2)
|
|
: "ir" (flag));
|
|
return ((f1^f2) & flag) != 0;
|
|
}
|
|
|
|
static inline void mfence(void)
|
|
{
|
|
__asm__ __volatile__("mfence" : : : "memory");
|
|
}
|
|
|
|
/**
|
|
* cpu_enable_paging_pae() - Enable PAE-paging
|
|
*
|
|
* @cr3: Value to set in cr3 (PDPT or PML4T)
|
|
*/
|
|
void cpu_enable_paging_pae(ulong cr3);
|
|
|
|
/**
|
|
* cpu_disable_paging_pae() - Disable paging and PAE
|
|
*/
|
|
void cpu_disable_paging_pae(void);
|
|
|
|
/**
|
|
* cpu_has_64bit() - Check if the CPU has 64-bit support
|
|
*
|
|
* @return 1 if this CPU supports long mode (64-bit), 0 if not
|
|
*/
|
|
int cpu_has_64bit(void);
|
|
|
|
/**
|
|
* cpu_vendor_name() - Get CPU vendor name
|
|
*
|
|
* @vendor: CPU vendor enumeration number
|
|
*
|
|
* @return: Address to hold the CPU vendor name string
|
|
*/
|
|
const char *cpu_vendor_name(int vendor);
|
|
|
|
#define CPU_MAX_NAME_LEN 49
|
|
|
|
/**
|
|
* cpu_get_name() - Get the name of the current cpu
|
|
*
|
|
* @name: Place to put name, which must be CPU_MAX_NAME_LEN bytes including
|
|
* @return pointer to name, which will likely be a few bytes after the start
|
|
* of @name
|
|
* \0 terminator
|
|
*/
|
|
char *cpu_get_name(char *name);
|
|
|
|
/**
|
|
* cpu_call64() - Jump to a 64-bit Linux kernel (internal function)
|
|
*
|
|
* The kernel is uncompressed and the 64-bit entry point is expected to be
|
|
* at @target.
|
|
*
|
|
* This function is used internally - see cpu_jump_to_64bit() for a more
|
|
* useful function.
|
|
*
|
|
* @pgtable: Address of 24KB area containing the page table
|
|
* @setup_base: Pointer to the setup.bin information for the kernel
|
|
* @target: Pointer to the start of the kernel image
|
|
*/
|
|
void cpu_call64(ulong pgtable, ulong setup_base, ulong target);
|
|
|
|
/**
|
|
* cpu_call32() - Jump to a 32-bit entry point
|
|
*
|
|
* @code_seg32: 32-bit code segment to use (GDT offset, e.g. 0x20)
|
|
* @target: Pointer to the start of the 32-bit U-Boot image/entry point
|
|
* @table: Pointer to start of info table to pass to U-Boot
|
|
*/
|
|
void cpu_call32(ulong code_seg32, ulong target, ulong table);
|
|
|
|
/**
|
|
* cpu_jump_to_64bit() - Jump to a 64-bit Linux kernel
|
|
*
|
|
* The kernel is uncompressed and the 64-bit entry point is expected to be
|
|
* at @target.
|
|
*
|
|
* @setup_base: Pointer to the setup.bin information for the kernel
|
|
* @target: Pointer to the start of the kernel image
|
|
*/
|
|
int cpu_jump_to_64bit(ulong setup_base, ulong target);
|
|
|
|
/**
|
|
* cpu_get_family_model() - Get the family and model for the CPU
|
|
*
|
|
* @return the CPU ID masked with 0x0fff0ff0
|
|
*/
|
|
u32 cpu_get_family_model(void);
|
|
|
|
/**
|
|
* cpu_get_stepping() - Get the stepping value for the CPU
|
|
*
|
|
* @return the CPU ID masked with 0xf
|
|
*/
|
|
u32 cpu_get_stepping(void);
|
|
|
|
/**
|
|
* cpu_run_reference_code() - Run the platform reference code
|
|
*
|
|
* Some platforms require a binary blob to be executed once SDRAM is
|
|
* available. This is used to set up various platform features, such as the
|
|
* platform controller hub (PCH). This function should be implemented by the
|
|
* CPU-specific code.
|
|
*
|
|
* @return 0 on success, -ve on failure
|
|
*/
|
|
int cpu_run_reference_code(void);
|
|
|
|
#endif
|
|
|