upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
366 lines
7.7 KiB
366 lines
7.7 KiB
/*
|
|
* Device Tree Source for UniPhier PH1-sLD3 SoC
|
|
*
|
|
* Copyright (C) 2014-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+ X11
|
|
*/
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
/ {
|
|
compatible = "socionext,ph1-sld3";
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
enable-method = "socionext,uniphier-smp";
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a9";
|
|
reg = <0>;
|
|
};
|
|
|
|
cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a9";
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
clocks {
|
|
refclk: ref {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <24576000>;
|
|
};
|
|
|
|
arm_timer_clk: arm_timer_clk {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <50000000>;
|
|
};
|
|
|
|
uart_clk: uart_clk {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <36864000>;
|
|
};
|
|
|
|
iobus_clk: iobus_clk {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <100000000>;
|
|
};
|
|
};
|
|
|
|
soc {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
interrupt-parent = <&intc>;
|
|
|
|
timer@20000200 {
|
|
compatible = "arm,cortex-a9-global-timer";
|
|
reg = <0x20000200 0x20>;
|
|
interrupts = <1 11 0x304>;
|
|
clocks = <&arm_timer_clk>;
|
|
};
|
|
|
|
timer@20000600 {
|
|
compatible = "arm,cortex-a9-twd-timer";
|
|
reg = <0x20000600 0x20>;
|
|
interrupts = <1 13 0x304>;
|
|
clocks = <&arm_timer_clk>;
|
|
};
|
|
|
|
intc: interrupt-controller@20001000 {
|
|
compatible = "arm,cortex-a9-gic";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0x20001000 0x1000>,
|
|
<0x20000100 0x100>;
|
|
};
|
|
|
|
serial0: serial@54006800 {
|
|
compatible = "socionext,uniphier-uart";
|
|
status = "disabled";
|
|
reg = <0x54006800 0x40>;
|
|
interrupts = <0 33 4>;
|
|
clocks = <&uart_clk>;
|
|
clock-frequency = <36864000>;
|
|
};
|
|
|
|
serial1: serial@54006900 {
|
|
compatible = "socionext,uniphier-uart";
|
|
status = "disabled";
|
|
reg = <0x54006900 0x40>;
|
|
interrupts = <0 35 4>;
|
|
clocks = <&uart_clk>;
|
|
clock-frequency = <36864000>;
|
|
};
|
|
|
|
serial2: serial@54006a00 {
|
|
compatible = "socionext,uniphier-uart";
|
|
status = "disabled";
|
|
reg = <0x54006a00 0x40>;
|
|
interrupts = <0 37 4>;
|
|
clocks = <&uart_clk>;
|
|
clock-frequency = <36864000>;
|
|
};
|
|
|
|
port0x: gpio@55000008 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000008 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port1x: gpio@55000010 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000010 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port2x: gpio@55000018 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000018 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port3x: gpio@55000020 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000020 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port4: gpio@55000028 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000028 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port5x: gpio@55000030 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000030 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port6x: gpio@55000038 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000038 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port7x: gpio@55000040 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000040 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port8x: gpio@55000048 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000048 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port9x: gpio@55000050 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000050 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port10x: gpio@55000058 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000058 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port11x: gpio@55000060 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000060 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port12x: gpio@55000068 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000068 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port13x: gpio@55000070 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000070 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port14x: gpio@55000078 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000078 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
port16x: gpio@55000088 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000088 0x8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
i2c0: i2c@58400000 {
|
|
compatible = "socionext,uniphier-i2c";
|
|
status = "disabled";
|
|
reg = <0x58400000 0x40>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 41 1>;
|
|
clocks = <&iobus_clk>;
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
i2c1: i2c@58480000 {
|
|
compatible = "socionext,uniphier-i2c";
|
|
status = "disabled";
|
|
reg = <0x58480000 0x40>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 42 1>;
|
|
clocks = <&iobus_clk>;
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
i2c2: i2c@58500000 {
|
|
compatible = "socionext,uniphier-i2c";
|
|
status = "disabled";
|
|
reg = <0x58500000 0x40>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 43 1>;
|
|
clocks = <&iobus_clk>;
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
i2c3: i2c@58580000 {
|
|
compatible = "socionext,uniphier-i2c";
|
|
status = "disabled";
|
|
reg = <0x58580000 0x40>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 44 1>;
|
|
clocks = <&iobus_clk>;
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
/* chip-internal connection for DMD */
|
|
i2c4: i2c@58600000 {
|
|
compatible = "socionext,uniphier-i2c";
|
|
reg = <0x58600000 0x40>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 45 1>;
|
|
clocks = <&iobus_clk>;
|
|
clock-frequency = <400000>;
|
|
};
|
|
|
|
system_bus: system-bus@58c00000 {
|
|
compatible = "socionext,uniphier-system-bus";
|
|
reg = <0x58c00000 0x400>;
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
};
|
|
|
|
smpctrl@59800000 {
|
|
compatible = "socionext,uniphier-smpctrl";
|
|
reg = <0x59801000 0x400>;
|
|
};
|
|
|
|
mio: mioctrl@59810000 {
|
|
compatible = "socionext,ph1-sld3-mioctrl";
|
|
reg = <0x59810000 0x800>;
|
|
#clock-cells = <1>;
|
|
clock-names = "stdmac", "ehci";
|
|
clocks = <&sysctrl 10>, <&sysctrl 18>;
|
|
};
|
|
|
|
emmc: sdhc@5a400000 {
|
|
compatible = "socionext,uniphier-sdhc";
|
|
status = "disabled";
|
|
reg = <0x5a400000 0x200>;
|
|
interrupts = <0 78 4>;
|
|
clocks = <&mio 1>;
|
|
bus-width = <8>;
|
|
non-removable;
|
|
};
|
|
|
|
sd: sdhc@5a500000 {
|
|
compatible = "socionext,uniphier-sdhc";
|
|
status = "disabled";
|
|
reg = <0x5a500000 0x200>;
|
|
interrupts = <0 76 4>;
|
|
clocks = <&mio 0>;
|
|
bus-width = <4>;
|
|
};
|
|
|
|
usb0: usb@5a800100 {
|
|
compatible = "socionext,uniphier-ehci", "generic-ehci";
|
|
status = "disabled";
|
|
reg = <0x5a800100 0x100>;
|
|
interrupts = <0 80 4>;
|
|
clocks = <&mio 3>, <&mio 6>;
|
|
};
|
|
|
|
usb1: usb@5a810100 {
|
|
compatible = "socionext,uniphier-ehci", "generic-ehci";
|
|
status = "disabled";
|
|
reg = <0x5a810100 0x100>;
|
|
interrupts = <0 81 4>;
|
|
clocks = <&mio 4>, <&mio 6>;
|
|
};
|
|
|
|
usb2: usb@5a820100 {
|
|
compatible = "socionext,uniphier-ehci", "generic-ehci";
|
|
status = "disabled";
|
|
reg = <0x5a820100 0x100>;
|
|
interrupts = <0 82 4>;
|
|
clocks = <&mio 5>, <&mio 6>;
|
|
};
|
|
|
|
usb3: usb@5a830100 {
|
|
compatible = "socionext,uniphier-ehci", "generic-ehci";
|
|
status = "disabled";
|
|
reg = <0x5a830100 0x100>;
|
|
interrupts = <0 83 4>;
|
|
clocks = <&mio 7>, <&mio 6>;
|
|
};
|
|
|
|
sysctrl: sysctrl@f1840000 {
|
|
compatible = "socionext,ph1-sld3-sysctrl";
|
|
reg = <0xf1840000 0x4000>;
|
|
#clock-cells = <1>;
|
|
clock-names = "ref";
|
|
clocks = <&refclk>;
|
|
};
|
|
|
|
nand: nand@f8000000 {
|
|
compatible = "denali,denali-nand-dt";
|
|
reg = <0xf8000000 0x20>, <0xf8100000 0x1000>;
|
|
reg-names = "nand_data", "denali_reg";
|
|
};
|
|
};
|
|
};
|
|
|