upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
36 lines
1.2 KiB
36 lines
1.2 KiB
/*
|
|
* (C) Copyright 2002
|
|
* Torsten Demke, FORCE Computers GmbH. torsten.demke@fci.com
|
|
*
|
|
* (C) Copyright 2000
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* (C) Copyright 2002
|
|
* James Dougherty (jfd@broadcom.com)
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __EXALION_H
|
|
#define __EXALION_H
|
|
|
|
/* IRQ settings */
|
|
#define PCI_INT_NA (0xff) /* PCI Intr. not used */
|
|
#define PCI_INT_A (0x09) /* PCI Intr. A Interrupt Request Line Nr. */
|
|
#define PCI_INT_B (0x0a) /* PCI Intr. B Interrupt Request Line Nr. */
|
|
#define PCI_INT_C (0x0b) /* PCI Intr. C Interrupt Request Line Nr. */
|
|
#define PCI_INT_D (0x0c) /* PCI Intr. D Interrupt Request Line Nr. */
|
|
#if defined (CPU_MPC8245)
|
|
#define LN_1_INT PCI_INT_B /* ethernet interrupt level */
|
|
#define LN_2_INT PCI_INT_C /* ethernet interrupt level */
|
|
#define BCM_1_INT PCI_INT_A /* BCM5690 interrupt level */
|
|
#define BCM_2_INT PCI_INT_B /* BCM5690 interrupt level */
|
|
#elif defined (CPU_MPC8240)
|
|
#define BCM_INT PCI_INT_B /* BCM5600 interrupt level */
|
|
#define LN_INT PCI_INT_C /* ethernet interrupt level */
|
|
#endif
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#endif /* !__ASSEMBLY__ */
|
|
|
|
#endif /* __EXALION_H */
|
|
|