upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
28 lines
678 B
28 lines
678 B
/*
|
|
* Copyright (C) 2011-2014 Panasonic Corporation
|
|
* Author: Masahiro Yamada <yamada.m@jp.panasonic.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/sg-regs.h>
|
|
|
|
void sg_init(void)
|
|
{
|
|
u32 tmp;
|
|
|
|
/* Set DDR size */
|
|
tmp = sg_memconf_val_ch0(CONFIG_SDRAM0_SIZE, CONFIG_DDR_NUM_CH0);
|
|
tmp |= sg_memconf_val_ch1(CONFIG_SDRAM1_SIZE, CONFIG_DDR_NUM_CH1);
|
|
#if CONFIG_SDRAM0_BASE + CONFIG_SDRAM0_SIZE < CONFIG_SDRAM1_BASE
|
|
tmp |= SG_MEMCONF_SPARSEMEM;
|
|
#endif
|
|
writel(tmp, SG_MEMCONF);
|
|
|
|
/* Input ports must be enabled before deasserting reset of cores */
|
|
tmp = readl(SG_IECTRL);
|
|
tmp |= 1 << 6;
|
|
writel(tmp, SG_IECTRL);
|
|
}
|
|
|