upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
67 lines
690 B
67 lines
690 B
#include "macros.h"
|
|
|
|
|
|
.globl pci_read_cfg_byte
|
|
|
|
pci_read_cfg_byte:
|
|
config_addr
|
|
config_data 3
|
|
eieio
|
|
sync
|
|
lbz r3, 0(r9)
|
|
blr
|
|
|
|
|
|
.globl pci_write_cfg_byte
|
|
|
|
pci_write_cfg_byte:
|
|
config_addr
|
|
config_data 3
|
|
stb r6, 0(r9)
|
|
eieio
|
|
sync
|
|
blr
|
|
|
|
|
|
.globl pci_read_cfg_word
|
|
|
|
pci_read_cfg_word:
|
|
config_addr
|
|
config_data 2
|
|
lhbrx r3, 0, r9
|
|
eieio
|
|
sync
|
|
blr
|
|
|
|
|
|
.globl pci_write_cfg_word
|
|
|
|
pci_write_cfg_word:
|
|
config_addr
|
|
config_data 2
|
|
sthbrx r6, 0, r9
|
|
eieio
|
|
sync
|
|
blr
|
|
|
|
|
|
.globl pci_read_cfg_long
|
|
|
|
pci_read_cfg_long:
|
|
config_addr
|
|
config_data 0
|
|
lwbrx r3, 0, r9
|
|
eieio
|
|
sync
|
|
blr
|
|
|
|
|
|
.globl pci_write_cfg_long
|
|
|
|
pci_write_cfg_long:
|
|
config_addr
|
|
config_data 0
|
|
stwbrx r6, 0, r9
|
|
eieio
|
|
sync
|
|
blr
|
|
|