upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
188 lines
4.8 KiB
188 lines
4.8 KiB
/*
|
|
* (C) Copyright 2009 Samsung Electronics
|
|
* Minkyu Kang <mk7.kang@samsung.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_GPIO_H
|
|
#define __ASM_ARCH_GPIO_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
struct s5p_gpio_bank {
|
|
unsigned int con;
|
|
unsigned int dat;
|
|
unsigned int pull;
|
|
unsigned int drv;
|
|
unsigned int pdn_con;
|
|
unsigned int pdn_pull;
|
|
unsigned char res1[8];
|
|
};
|
|
|
|
struct s5pc100_gpio {
|
|
struct s5p_gpio_bank a0;
|
|
struct s5p_gpio_bank a1;
|
|
struct s5p_gpio_bank b;
|
|
struct s5p_gpio_bank c;
|
|
struct s5p_gpio_bank d;
|
|
struct s5p_gpio_bank e0;
|
|
struct s5p_gpio_bank e1;
|
|
struct s5p_gpio_bank f0;
|
|
struct s5p_gpio_bank f1;
|
|
struct s5p_gpio_bank f2;
|
|
struct s5p_gpio_bank f3;
|
|
struct s5p_gpio_bank g0;
|
|
struct s5p_gpio_bank g1;
|
|
struct s5p_gpio_bank g2;
|
|
struct s5p_gpio_bank g3;
|
|
struct s5p_gpio_bank i;
|
|
struct s5p_gpio_bank j0;
|
|
struct s5p_gpio_bank j1;
|
|
struct s5p_gpio_bank j2;
|
|
struct s5p_gpio_bank j3;
|
|
struct s5p_gpio_bank j4;
|
|
struct s5p_gpio_bank k0;
|
|
struct s5p_gpio_bank k1;
|
|
struct s5p_gpio_bank k2;
|
|
struct s5p_gpio_bank k3;
|
|
struct s5p_gpio_bank l0;
|
|
struct s5p_gpio_bank l1;
|
|
struct s5p_gpio_bank l2;
|
|
struct s5p_gpio_bank l3;
|
|
struct s5p_gpio_bank l4;
|
|
struct s5p_gpio_bank h0;
|
|
struct s5p_gpio_bank h1;
|
|
struct s5p_gpio_bank h2;
|
|
struct s5p_gpio_bank h3;
|
|
};
|
|
|
|
struct s5pc110_gpio {
|
|
struct s5p_gpio_bank a0;
|
|
struct s5p_gpio_bank a1;
|
|
struct s5p_gpio_bank b;
|
|
struct s5p_gpio_bank c0;
|
|
struct s5p_gpio_bank c1;
|
|
struct s5p_gpio_bank d0;
|
|
struct s5p_gpio_bank d1;
|
|
struct s5p_gpio_bank e0;
|
|
struct s5p_gpio_bank e1;
|
|
struct s5p_gpio_bank f0;
|
|
struct s5p_gpio_bank f1;
|
|
struct s5p_gpio_bank f2;
|
|
struct s5p_gpio_bank f3;
|
|
struct s5p_gpio_bank g0;
|
|
struct s5p_gpio_bank g1;
|
|
struct s5p_gpio_bank g2;
|
|
struct s5p_gpio_bank g3;
|
|
struct s5p_gpio_bank i;
|
|
struct s5p_gpio_bank j0;
|
|
struct s5p_gpio_bank j1;
|
|
struct s5p_gpio_bank j2;
|
|
struct s5p_gpio_bank j3;
|
|
struct s5p_gpio_bank j4;
|
|
struct s5p_gpio_bank mp0_1;
|
|
struct s5p_gpio_bank mp0_2;
|
|
struct s5p_gpio_bank mp0_3;
|
|
struct s5p_gpio_bank mp0_4;
|
|
struct s5p_gpio_bank mp0_5;
|
|
struct s5p_gpio_bank mp0_6;
|
|
struct s5p_gpio_bank mp0_7;
|
|
struct s5p_gpio_bank mp1_0;
|
|
struct s5p_gpio_bank mp1_1;
|
|
struct s5p_gpio_bank mp1_2;
|
|
struct s5p_gpio_bank mp1_3;
|
|
struct s5p_gpio_bank mp1_4;
|
|
struct s5p_gpio_bank mp1_5;
|
|
struct s5p_gpio_bank mp1_6;
|
|
struct s5p_gpio_bank mp1_7;
|
|
struct s5p_gpio_bank mp1_8;
|
|
struct s5p_gpio_bank mp2_0;
|
|
struct s5p_gpio_bank mp2_1;
|
|
struct s5p_gpio_bank mp2_2;
|
|
struct s5p_gpio_bank mp2_3;
|
|
struct s5p_gpio_bank mp2_4;
|
|
struct s5p_gpio_bank mp2_5;
|
|
struct s5p_gpio_bank mp2_6;
|
|
struct s5p_gpio_bank mp2_7;
|
|
struct s5p_gpio_bank mp2_8;
|
|
struct s5p_gpio_bank res1[48];
|
|
struct s5p_gpio_bank h0;
|
|
struct s5p_gpio_bank h1;
|
|
struct s5p_gpio_bank h2;
|
|
struct s5p_gpio_bank h3;
|
|
};
|
|
|
|
/* functions */
|
|
void s5p_gpio_cfg_pin(struct s5p_gpio_bank *bank, int gpio, int cfg);
|
|
void s5p_gpio_direction_output(struct s5p_gpio_bank *bank, int gpio, int en);
|
|
void s5p_gpio_direction_input(struct s5p_gpio_bank *bank, int gpio);
|
|
void s5p_gpio_set_value(struct s5p_gpio_bank *bank, int gpio, int en);
|
|
unsigned int s5p_gpio_get_value(struct s5p_gpio_bank *bank, int gpio);
|
|
void s5p_gpio_set_pull(struct s5p_gpio_bank *bank, int gpio, int mode);
|
|
void s5p_gpio_set_drv(struct s5p_gpio_bank *bank, int gpio, int mode);
|
|
void s5p_gpio_set_rate(struct s5p_gpio_bank *bank, int gpio, int mode);
|
|
|
|
/* GPIO pins per bank */
|
|
#define GPIO_PER_BANK 8
|
|
|
|
#define S5P_GPIO_PART_SHIFT (24)
|
|
#define S5P_GPIO_PART_MASK (0xff)
|
|
#define S5P_GPIO_BANK_SHIFT (8)
|
|
#define S5P_GPIO_BANK_MASK (0xffff)
|
|
#define S5P_GPIO_PIN_MASK (0xff)
|
|
|
|
#define S5P_GPIO_SET_PART(x) \
|
|
(((x) & S5P_GPIO_PART_MASK) << S5P_GPIO_PART_SHIFT)
|
|
|
|
#define S5P_GPIO_GET_PART(x) \
|
|
(((x) >> S5P_GPIO_PART_SHIFT) & S5P_GPIO_PART_MASK)
|
|
|
|
#define S5P_GPIO_SET_PIN(x) \
|
|
((x) & S5P_GPIO_PIN_MASK)
|
|
|
|
#define S5PC100_SET_BANK(bank) \
|
|
(((unsigned)&(((struct s5pc100_gpio *) \
|
|
S5PC100_GPIO_BASE)->bank) - S5PC100_GPIO_BASE) \
|
|
& S5P_GPIO_BANK_MASK) << S5P_GPIO_BANK_SHIFT)
|
|
|
|
#define S5PC110_SET_BANK(bank) \
|
|
((((unsigned)&(((struct s5pc110_gpio *) \
|
|
S5PC110_GPIO_BASE)->bank) - S5PC110_GPIO_BASE) \
|
|
& S5P_GPIO_BANK_MASK) << S5P_GPIO_BANK_SHIFT)
|
|
|
|
#define s5pc100_gpio_get(bank, pin) \
|
|
(S5P_GPIO_SET_PART(0) | \
|
|
S5PC100_SET_BANK(bank) | \
|
|
S5P_GPIO_SET_PIN(pin))
|
|
|
|
#define s5pc110_gpio_get(bank, pin) \
|
|
(S5P_GPIO_SET_PART(0) | \
|
|
S5PC110_SET_BANK(bank) | \
|
|
S5P_GPIO_SET_PIN(pin))
|
|
|
|
static inline unsigned int s5p_gpio_base(int nr)
|
|
{
|
|
return samsung_get_base_gpio();
|
|
}
|
|
#endif
|
|
|
|
/* Pin configurations */
|
|
#define GPIO_INPUT 0x0
|
|
#define GPIO_OUTPUT 0x1
|
|
#define GPIO_IRQ 0xf
|
|
#define GPIO_FUNC(x) (x)
|
|
|
|
/* Pull mode */
|
|
#define GPIO_PULL_NONE 0x0
|
|
#define GPIO_PULL_DOWN 0x1
|
|
#define GPIO_PULL_UP 0x2
|
|
|
|
/* Drive Strength level */
|
|
#define GPIO_DRV_1X 0x0
|
|
#define GPIO_DRV_3X 0x1
|
|
#define GPIO_DRV_2X 0x2
|
|
#define GPIO_DRV_4X 0x3
|
|
#define GPIO_DRV_FAST 0x0
|
|
#define GPIO_DRV_SLOW 0x1
|
|
|
|
#endif
|
|
|