upstream u-boot with additional patches for our devices/boards: https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ; Gbit ethernet patch for some LIME2 revisions ; with SPI flash support

You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Shaohui Xie 4497861ae7 p2041rdb: fix serdes clock map ... Description of SerDes clock Bank2 setting in p2041 hardware specification is wrong, the clock map which based on it is wrong either, so fix the serdes clock map. wrong setting of SERDES Reference Clocks Bank2: SW2[5:6] = ON OFF =>100MHz for PCI mode SW2[5:6] = OFF ON =>125MHz for SGMII mode right setting of SERDES Reference Clocks Bank2: SW2[5:6] = OFF OFF =>100MHz for PCI mode SW2[5:6] = OFF ON =>125MHz for SGMII mode SW2[5:6] = ON OFF =>156.25MHZ Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>		13 years ago
..
Makefile	punt unused clean/distclean targets	13 years ago
cpld.c	powerpc/p2041rdb: remove watch dog related codes	13 years ago
cpld.h	powerpc/p2041rdb: remove watch dog related codes	13 years ago
ddr.c	powerpc/mpc8xxx: Merge entries in DDR speed table	13 years ago
eth.c	powerpc/QorIQ: fix network frame manager TBI PHY address settings	13 years ago
p2041rdb.c	p2041rdb: fix serdes clock map	13 years ago