upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
232 lines
7.5 KiB
232 lines
7.5 KiB
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2007-2013 Tensilica, Inc.
|
|
* Copyright (C) 2014 - 2016 Cadence Design Systems Inc.
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#include <asm/arch/core.h>
|
|
#include <asm/addrspace.h>
|
|
#include <asm/config.h>
|
|
|
|
/*
|
|
* The 'xtfpga' board describes a set of very similar boards with only minimal
|
|
* differences.
|
|
*/
|
|
|
|
/*=====================*/
|
|
/* Board and Processor */
|
|
/*=====================*/
|
|
|
|
#define CONFIG_XTFPGA
|
|
|
|
/* FPGA CPU freq after init */
|
|
#define CONFIG_SYS_CLK_FREQ (gd->cpu_clk)
|
|
|
|
/*===================*/
|
|
/* RAM Layout */
|
|
/*===================*/
|
|
|
|
#if XCHAL_HAVE_PTP_MMU
|
|
#define CONFIG_SYS_MEMORY_BASE \
|
|
(XCHAL_VECBASE_RESET_VADDR - XCHAL_VECBASE_RESET_PADDR)
|
|
#define CONFIG_SYS_IO_BASE 0xf0000000
|
|
#else
|
|
#define CONFIG_SYS_MEMORY_BASE 0x60000000
|
|
#define CONFIG_SYS_IO_BASE 0x90000000
|
|
#define CONFIG_MAX_MEM_MAPPED 0x10000000
|
|
#endif
|
|
|
|
/* Onboard RAM sizes:
|
|
*
|
|
* LX60 0x04000000 64 MB
|
|
* LX110 0x03000000 48 MB
|
|
* LX200 0x06000000 96 MB
|
|
* ML605 0x18000000 384 MB
|
|
* KC705 0x38000000 896 MB
|
|
*
|
|
* noMMU configurations can only see first 256MB of onboard memory.
|
|
*/
|
|
|
|
#if XCHAL_HAVE_PTP_MMU || CONFIG_BOARD_SDRAM_SIZE < 0x10000000
|
|
#define CONFIG_SYS_SDRAM_SIZE CONFIG_BOARD_SDRAM_SIZE
|
|
#else
|
|
#define CONFIG_SYS_SDRAM_SIZE 0x10000000
|
|
#endif
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE MEMADDR(0x00000000)
|
|
|
|
/* Lx60 can only map 128kb memory (instead of 256kb) when running under OCD */
|
|
#ifdef CONFIG_XTFPGA_LX60
|
|
# define CONFIG_SYS_MONITOR_LEN 0x00020000 /* 128KB */
|
|
#else
|
|
# define CONFIG_SYS_MONITOR_LEN 0x00040000 /* 256KB */
|
|
#endif
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN (256 << 10) /* heap 256KB */
|
|
|
|
/* Linux boot param area in RAM (used only when booting linux) */
|
|
#define CONFIG_SYS_BOOTPARAMS_LEN (64 << 10)
|
|
|
|
/* Memory test is destructive so default must not overlap vectors or U-Boot*/
|
|
#define CONFIG_SYS_MEMTEST_START MEMADDR(0x01000000)
|
|
#define CONFIG_SYS_MEMTEST_END MEMADDR(0x02000000)
|
|
|
|
/* Load address for stand-alone applications.
|
|
* MEMADDR cannot be used here, because the definition needs to be
|
|
* a plain number as it's used as -Ttext argument for ld in standalone
|
|
* example makefile.
|
|
* Handle noMMU vs MMUv2 vs MMUv3 distinction here manually.
|
|
*/
|
|
#if XCHAL_HAVE_PTP_MMU
|
|
#if XCHAL_VECBASE_RESET_VADDR == XCHAL_VECBASE_RESET_PADDR
|
|
#define CONFIG_STANDALONE_LOAD_ADDR 0x00800000
|
|
#else
|
|
#define CONFIG_STANDALONE_LOAD_ADDR 0xd0800000
|
|
#endif
|
|
#else
|
|
#define CONFIG_STANDALONE_LOAD_ADDR 0x60800000
|
|
#endif
|
|
|
|
#if defined(CONFIG_MAX_MEM_MAPPED) && \
|
|
CONFIG_MAX_MEM_MAPPED < CONFIG_SYS_SDRAM_SIZE
|
|
#define CONFIG_SYS_MEMORY_SIZE CONFIG_MAX_MEM_MAPPED
|
|
#else
|
|
#define CONFIG_SYS_MEMORY_SIZE CONFIG_SYS_SDRAM_SIZE
|
|
#endif
|
|
|
|
#define XTENSA_SYS_TEXT_ADDR \
|
|
(MEMADDR(CONFIG_SYS_MEMORY_SIZE) - CONFIG_SYS_MONITOR_LEN)
|
|
|
|
/* Used by tftpboot; env var 'loadaddr' */
|
|
#define CONFIG_SYS_LOAD_ADDR MEMADDR(0x02000000)
|
|
|
|
/*==============================*/
|
|
/* U-Boot general configuration */
|
|
/*==============================*/
|
|
|
|
#define CONFIG_BOARD_POSTCLK_INIT
|
|
|
|
#define CONFIG_BOOTFILE "uImage"
|
|
/* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_CBSIZE 1024
|
|
/* Boot Argument Buffer Size */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
|
|
/*==============================*/
|
|
/* U-Boot autoboot configuration */
|
|
/*==============================*/
|
|
|
|
#define CONFIG_MX_CYCLIC
|
|
#define CONFIG_SHOW_BOOT_PROGRESS
|
|
|
|
|
|
/*=========================================*/
|
|
/* FPGA Registers (board info and control) */
|
|
/*=========================================*/
|
|
|
|
/*
|
|
* These assume FPGA bitstreams from Tensilica release RB and up. Earlier
|
|
* releases may not provide any/all of these registers or at these offsets.
|
|
* Some of the FPGA registers are broken down into bitfields described by
|
|
* SHIFT left amount and field WIDTH (bits), and also by a bitMASK.
|
|
*/
|
|
|
|
/* Date of FPGA bitstream build in binary coded decimal (BCD) */
|
|
#define CONFIG_SYS_FPGAREG_DATE IOADDR(0x0D020000)
|
|
#define FPGAREG_MTH_SHIFT 24 /* BCD month 1..12 */
|
|
#define FPGAREG_MTH_WIDTH 8
|
|
#define FPGAREG_MTH_MASK 0xFF000000
|
|
#define FPGAREG_DAY_SHIFT 16 /* BCD day 1..31 */
|
|
#define FPGAREG_DAY_WIDTH 8
|
|
#define FPGAREG_DAY_MASK 0x00FF0000
|
|
#define FPGAREG_YEAR_SHIFT 0 /* BCD year 2001..9999*/
|
|
#define FPGAREG_YEAR_WIDTH 16
|
|
#define FPGAREG_YEAR_MASK 0x0000FFFF
|
|
|
|
/* FPGA core clock frequency in Hz (also input to UART) */
|
|
#define CONFIG_SYS_FPGAREG_FREQ IOADDR(0x0D020004) /* CPU clock frequency*/
|
|
|
|
/*
|
|
* DIP switch (left=sw1=lsb=bit0, right=sw8=msb=bit7; off=0, on=1):
|
|
* Bits 0..5 set the lower 6 bits of the default ethernet MAC.
|
|
* Bit 6 is reserved for future use by Tensilica.
|
|
* Bit 7 maps the first 128KB of ROM address space at CONFIG_SYS_ROM_BASE to
|
|
* the base of flash * (when on/1) or to the base of RAM (when off/0).
|
|
*/
|
|
#define CONFIG_SYS_FPGAREG_DIPSW IOADDR(0x0D02000C)
|
|
#define FPGAREG_MAC_SHIFT 0 /* Ethernet MAC bits 0..5 */
|
|
#define FPGAREG_MAC_WIDTH 6
|
|
#define FPGAREG_MAC_MASK 0x3f
|
|
#define FPGAREG_BOOT_SHIFT 7 /* Boot ROM addr mapping */
|
|
#define FPGAREG_BOOT_WIDTH 1
|
|
#define FPGAREG_BOOT_MASK 0x80
|
|
#define FPGAREG_BOOT_RAM 0
|
|
#define FPGAREG_BOOT_FLASH (1<<FPGAREG_BOOT_SHIFT)
|
|
|
|
/* Force hard reset of board by writing a code to this register */
|
|
#define CONFIG_SYS_FPGAREG_RESET IOADDR(0x0D020010) /* Reset board .. */
|
|
#define CONFIG_SYS_FPGAREG_RESET_CODE 0x0000DEAD /* by writing this code */
|
|
|
|
/*====================*/
|
|
/* Serial Driver Info */
|
|
/*====================*/
|
|
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
#define CONFIG_SYS_NS16550_REG_SIZE (-4)
|
|
#define CONFIG_SYS_NS16550_COM1 IOADDR(0x0D050020) /* Base address */
|
|
|
|
/* Input clk to NS16550 (in Hz; the SYS_CLK_FREQ is in kHz) */
|
|
#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_CLK_FREQ
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
|
|
|
|
/*======================*/
|
|
/* Ethernet Driver Info */
|
|
/*======================*/
|
|
|
|
#define CONFIG_ETHBASE 00:50:C2:13:6f:00
|
|
#define CONFIG_SYS_ETHOC_BASE IOADDR(0x0d030000)
|
|
#define CONFIG_SYS_ETHOC_BUFFER_ADDR IOADDR(0x0D800000)
|
|
|
|
/*=====================*/
|
|
/* Flash & Environment */
|
|
/*=====================*/
|
|
|
|
#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#ifdef CONFIG_XTFPGA_LX60
|
|
# define CONFIG_SYS_FLASH_SIZE 0x0040000 /* 4MB */
|
|
# define CONFIG_SYS_FLASH_SECT_SZ 0x10000 /* block size 64KB */
|
|
# define CONFIG_SYS_FLASH_PARMSECT_SZ 0x2000 /* param size 8KB */
|
|
# define CONFIG_SYS_FLASH_BASE IOADDR(0x08000000)
|
|
# define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
|
|
#elif defined(CONFIG_XTFPGA_KC705)
|
|
# define CONFIG_SYS_FLASH_SIZE 0x8000000 /* 128MB */
|
|
# define CONFIG_SYS_FLASH_SECT_SZ 0x20000 /* block size 128KB */
|
|
# define CONFIG_SYS_FLASH_PARMSECT_SZ 0x8000 /* param size 32KB */
|
|
# define CONFIG_SYS_FLASH_BASE IOADDR(0x00000000)
|
|
# define CONFIG_SYS_MONITOR_BASE IOADDR(0x06000000)
|
|
#else
|
|
# define CONFIG_SYS_FLASH_SIZE 0x1000000 /* 16MB */
|
|
# define CONFIG_SYS_FLASH_SECT_SZ 0x20000 /* block size 128KB */
|
|
# define CONFIG_SYS_FLASH_PARMSECT_SZ 0x8000 /* param size 32KB */
|
|
# define CONFIG_SYS_FLASH_BASE IOADDR(0x08000000)
|
|
# define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
|
|
#endif
|
|
#define CONFIG_SYS_MAX_FLASH_SECT \
|
|
(CONFIG_SYS_FLASH_SECT_SZ/CONFIG_SYS_FLASH_PARMSECT_SZ + \
|
|
CONFIG_SYS_FLASH_SIZE/CONFIG_SYS_FLASH_SECT_SZ - 1)
|
|
|
|
/*
|
|
* Put environment in top block (64kB)
|
|
* Another option would be to put env. in 2nd param block offs 8KB, size 8KB
|
|
*/
|
|
#define CONFIG_ENV_OFFSET (CONFIG_SYS_FLASH_SIZE - CONFIG_SYS_FLASH_SECT_SZ)
|
|
#define CONFIG_ENV_SIZE CONFIG_SYS_FLASH_SECT_SZ
|
|
|
|
/* print 'E' for empty sector on flinfo */
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO
|
|
|
|
#endif /* __CONFIG_H */
|
|
|