upstream u-boot with additional patches for our devices/boards: https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ; Gbit ethernet patch for some LIME2 revisions ; with SPI flash support

You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

York Sun 316f0d0f8f powerpc: mpc85xx: Fix static TLB table for SDRAM ... Most predefined TLB tables don't have memory coherence bit set for SDRAM. This wasn't an issue before invalidate_dcache_range() function was enabled. Without the coherence bit, dcache invalidation doesn't automatically flush the cache. The coherence bit is already set when dynamic TLB table is used. For some boards with different SPL boot method, or with legacy fixed setting, this bit needs to be set in TLB files. Signed-off-by: York Sun <york.sun@nxp.com>		7 years ago
..
Kconfig	…
MAINTAINERS	…
Makefile	…
controlcenterd-id.c	…
controlcenterd-id.h	…
controlcenterd.c	env: Rename some other getenv()-related functions	8 years ago
ddr.c	…
diu.c	…
law.c	…
sdhc_boot.c	…
tlb.c	powerpc: mpc85xx: Fix static TLB table for SDRAM	7 years ago