upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
66 lines
2.0 KiB
66 lines
2.0 KiB
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2009 Marc Kleine-Budde <mkl@pengutronix.de>
|
|
*
|
|
* Copyright 2004-2009 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MC9SDZ60_H
|
|
#define __ASM_ARCH_MC9SDZ60_H
|
|
|
|
/**
|
|
* Register addresses for the MC9SDZ60
|
|
*
|
|
* @note: these match those in the kernel drivers/mxc/mcu_pmic/mc9s08dz60.h
|
|
* but not include/linux/mfd/mc9s08dz60/pmic.h
|
|
*
|
|
*/
|
|
enum mc9sdz60_reg {
|
|
MC9SDZ60_REG_VERSION = 0x00,
|
|
/* reserved 0x01 */
|
|
MC9SDZ60_REG_SECS = 0x02,
|
|
MC9SDZ60_REG_MINS = 0x03,
|
|
MC9SDZ60_REG_HRS = 0x04,
|
|
MC9SDZ60_REG_DAY = 0x05,
|
|
MC9SDZ60_REG_DATE = 0x06,
|
|
MC9SDZ60_REG_MONTH = 0x07,
|
|
MC9SDZ60_REG_YEAR = 0x08,
|
|
MC9SDZ60_REG_ALARM_SECS = 0x09,
|
|
MC9SDZ60_REG_ALARM_MINS = 0x0a,
|
|
MC9SDZ60_REG_ALARM_HRS = 0x0b,
|
|
/* reserved 0x0c */
|
|
/* reserved 0x0d */
|
|
MC9SDZ60_REG_TS_CONTROL = 0x0e,
|
|
MC9SDZ60_REG_X_LOW = 0x0f,
|
|
MC9SDZ60_REG_Y_LOW = 0x10,
|
|
MC9SDZ60_REG_XY_HIGH = 0x11,
|
|
MC9SDZ60_REG_X_LEFT_LOW = 0x12,
|
|
MC9SDZ60_REG_X_LEFT_HIGH = 0x13,
|
|
MC9SDZ60_REG_X_RIGHT = 0x14,
|
|
MC9SDZ60_REG_Y_TOP_LOW = 0x15,
|
|
MC9SDZ60_REG_Y_TOP_HIGH = 0x16,
|
|
MC9SDZ60_REG_Y_BOTTOM = 0x17,
|
|
/* reserved 0x18 */
|
|
/* reserved 0x19 */
|
|
MC9SDZ60_REG_RESET_1 = 0x1a,
|
|
MC9SDZ60_REG_RESET_2 = 0x1b,
|
|
MC9SDZ60_REG_POWER_CTL = 0x1c,
|
|
MC9SDZ60_REG_DELAY_CONFIG = 0x1d,
|
|
/* reserved 0x1e */
|
|
/* reserved 0x1f */
|
|
MC9SDZ60_REG_GPIO_1 = 0x20,
|
|
MC9SDZ60_REG_GPIO_2 = 0x21,
|
|
MC9SDZ60_REG_KPD_1 = 0x22,
|
|
MC9SDZ60_REG_KPD_2 = 0x23,
|
|
MC9SDZ60_REG_KPD_CONTROL = 0x24,
|
|
MC9SDZ60_REG_INT_ENABLE_1 = 0x25,
|
|
MC9SDZ60_REG_INT_ENABLE_2 = 0x26,
|
|
MC9SDZ60_REG_INT_FLAG_1 = 0x27,
|
|
MC9SDZ60_REG_INT_FLAG_2 = 0x28,
|
|
MC9SDZ60_REG_DES_FLAG = 0x29,
|
|
};
|
|
|
|
extern u8 mc9sdz60_reg_read(enum mc9sdz60_reg reg);
|
|
extern void mc9sdz60_reg_write(enum mc9sdz60_reg reg, u8 val);
|
|
|
|
#endif /* __ASM_ARCH_MC9SDZ60_H */
|
|
|