upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
90 lines
2.4 KiB
90 lines
2.4 KiB
/*
|
|
* (C) Copyright 2005
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef NPE_H
|
|
#define NPE_H
|
|
|
|
/*
|
|
* defines...
|
|
*/
|
|
#define CFG_NPE_NUMS 1
|
|
#ifdef CONFIG_HAS_ETH1
|
|
#undef CFG_NPE_NUMS
|
|
#define CFG_NPE_NUMS 2
|
|
#endif
|
|
|
|
#define NPE_NUM_PORTS 3
|
|
#define ACTIVE_PORTS 1
|
|
|
|
#define NPE_PKT_SIZE 1600
|
|
|
|
#define CONFIG_DEVS_ETH_INTEL_NPE_MAX_RX_DESCRIPTORS 64
|
|
#define CONFIG_DEVS_ETH_INTEL_NPE_MAX_TX_DESCRIPTORS 2
|
|
|
|
#define NPE_MBUF_POOL_SIZE \
|
|
((CONFIG_DEVS_ETH_INTEL_NPE_MAX_TX_DESCRIPTORS + \
|
|
CONFIG_DEVS_ETH_INTEL_NPE_MAX_RX_DESCRIPTORS) * \
|
|
sizeof(IX_OSAL_MBUF) * ACTIVE_PORTS)
|
|
|
|
#define NPE_PKT_POOL_SIZE \
|
|
((CONFIG_DEVS_ETH_INTEL_NPE_MAX_TX_DESCRIPTORS + \
|
|
CONFIG_DEVS_ETH_INTEL_NPE_MAX_RX_DESCRIPTORS) * \
|
|
NPE_PKT_SIZE * ACTIVE_PORTS)
|
|
|
|
#define NPE_MEM_POOL_SIZE (NPE_MBUF_POOL_SIZE + NPE_PKT_POOL_SIZE)
|
|
|
|
#define PHY_AUTONEGOTIATE_TIMEOUT 4000 /* 4000 ms autonegotiate timeout */
|
|
|
|
/*
|
|
* structs...
|
|
*/
|
|
struct npe {
|
|
u8 active; /* NPE active */
|
|
u8 eth_id; /* IX_ETH_PORT_1 or IX_ETH_PORT_2 */
|
|
u8 phy_no; /* which PHY (0 - 31) */
|
|
u8 mac_address[6];
|
|
|
|
IX_OSAL_MBUF *rxQHead;
|
|
IX_OSAL_MBUF *txQHead;
|
|
|
|
u8 *tx_pkts;
|
|
u8 *rx_pkts;
|
|
IX_OSAL_MBUF *rx_mbufs;
|
|
IX_OSAL_MBUF *tx_mbufs;
|
|
|
|
int print_speed;
|
|
|
|
int rx_read;
|
|
int rx_write;
|
|
int rx_len[PKTBUFSRX];
|
|
};
|
|
|
|
/*
|
|
* prototypes...
|
|
*/
|
|
extern int npe_miiphy_read (char *devname, unsigned char addr,
|
|
unsigned char reg, unsigned short *value);
|
|
extern int npe_miiphy_write (char *devname, unsigned char addr,
|
|
unsigned char reg, unsigned short value);
|
|
|
|
#endif /* ifndef NPE_H */
|
|
|