upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
101 lines
3.2 KiB
101 lines
3.2 KiB
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2013
|
|
* NVIDIA Corporation <www.nvidia.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch-tegra/tegra_i2c.h>
|
|
#include "as3722_init.h"
|
|
|
|
/* AS3722-PMIC-specific early init code - get CPU rails up, etc */
|
|
|
|
void tegra_i2c_ll_write_addr(uint addr, uint config)
|
|
{
|
|
struct i2c_ctlr *reg = (struct i2c_ctlr *)TEGRA_DVC_BASE;
|
|
|
|
writel(addr, ®->cmd_addr0);
|
|
writel(config, ®->cnfg);
|
|
}
|
|
|
|
void tegra_i2c_ll_write_data(uint data, uint config)
|
|
{
|
|
struct i2c_ctlr *reg = (struct i2c_ctlr *)TEGRA_DVC_BASE;
|
|
|
|
writel(data, ®->cmd_data1);
|
|
writel(config, ®->cnfg);
|
|
}
|
|
|
|
void pmic_enable_cpu_vdd(void)
|
|
{
|
|
debug("%s entry\n", __func__);
|
|
|
|
#ifdef AS3722_SD1VOLTAGE_DATA
|
|
/* Set up VDD_CORE, for boards where OTP is incorrect*/
|
|
debug("%s: Setting VDD_CORE via AS3722 reg 1\n", __func__);
|
|
/* Configure VDD_CORE via the AS3722 PMIC on the PWR I2C bus */
|
|
tegra_i2c_ll_write_addr(AS3722_I2C_ADDR, 2);
|
|
tegra_i2c_ll_write_data(AS3722_SD1VOLTAGE_DATA, I2C_SEND_2_BYTES);
|
|
/*
|
|
* Don't write SDCONTROL - it's already 0x7F, i.e. all SDs enabled.
|
|
* tegra_i2c_ll_write_data(AS3722_SD1CONTROL_DATA, I2C_SEND_2_BYTES);
|
|
*/
|
|
udelay(10 * 1000);
|
|
#endif
|
|
|
|
debug("%s: Setting VDD_CPU to 1.0V via AS3722 reg 0/4D\n", __func__);
|
|
/*
|
|
* Bring up VDD_CPU via the AS3722 PMIC on the PWR I2C bus.
|
|
* First set VDD to 1.0V, then enable the VDD regulator.
|
|
*/
|
|
tegra_i2c_ll_write_addr(AS3722_I2C_ADDR, 2);
|
|
tegra_i2c_ll_write_data(AS3722_SD0VOLTAGE_DATA, I2C_SEND_2_BYTES);
|
|
/*
|
|
* Don't write SDCONTROL - it's already 0x7F, i.e. all SDs enabled.
|
|
* tegra_i2c_ll_write_data(AS3722_SD0CONTROL_DATA, I2C_SEND_2_BYTES);
|
|
*/
|
|
udelay(10 * 1000);
|
|
|
|
debug("%s: Setting VDD_GPU to 1.0V via AS3722 reg 6/4D\n", __func__);
|
|
/*
|
|
* Bring up VDD_GPU via the AS3722 PMIC on the PWR I2C bus.
|
|
* First set VDD to 1.0V, then enable the VDD regulator.
|
|
*/
|
|
tegra_i2c_ll_write_addr(AS3722_I2C_ADDR, 2);
|
|
tegra_i2c_ll_write_data(AS3722_SD6VOLTAGE_DATA, I2C_SEND_2_BYTES);
|
|
/*
|
|
* Don't write SDCONTROL - it's already 0x7F, i.e. all SDs enabled.
|
|
* tegra_i2c_ll_write_data(AS3722_SD6CONTROL_DATA, I2C_SEND_2_BYTES);
|
|
*/
|
|
udelay(10 * 1000);
|
|
|
|
debug("%s: Set VPP_FUSE to 1.2V via AS3722 reg 0x12/4E\n", __func__);
|
|
/*
|
|
* Bring up VPP_FUSE via the AS3722 PMIC on the PWR I2C bus.
|
|
* First set VDD to 1.2V, then enable the VDD regulator.
|
|
*/
|
|
tegra_i2c_ll_write_addr(AS3722_I2C_ADDR, 2);
|
|
tegra_i2c_ll_write_data(AS3722_LDO2VOLTAGE_DATA, I2C_SEND_2_BYTES);
|
|
/*
|
|
* Don't write LDCONTROL - it's already 0xFF, i.e. all LDOs enabled.
|
|
* tegra_i2c_ll_write_data(AS3722_LDO2CONTROL_DATA, I2C_SEND_2_BYTES);
|
|
*/
|
|
udelay(10 * 1000);
|
|
|
|
debug("%s: Set VDD_SDMMC to 3.3V via AS3722 reg 0x16/4E\n", __func__);
|
|
/*
|
|
* Bring up VDD_SDMMC via the AS3722 PMIC on the PWR I2C bus.
|
|
* First set it to bypass 3.3V straight thru, then enable the regulator
|
|
*
|
|
* NOTE: We do this early because doing it later seems to hose the CPU
|
|
* power rail/partition startup. Need to debug.
|
|
*/
|
|
tegra_i2c_ll_write_addr(AS3722_I2C_ADDR, 2);
|
|
tegra_i2c_ll_write_data(AS3722_LDO6VOLTAGE_DATA, I2C_SEND_2_BYTES);
|
|
/*
|
|
* Don't write LDCONTROL - it's already 0xFF, i.e. all LDOs enabled.
|
|
* tegra_i2c_ll_write_data(AS3722_LDO6CONTROL_DATA, I2C_SEND_2_BYTES);
|
|
*/
|
|
udelay(10 * 1000);
|
|
}
|
|
|