upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
73 lines
1.4 KiB
73 lines
1.4 KiB
/*
|
|
* Copyright 2015 Freescale Semiconductor
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <fsl_ifc.h>
|
|
#include <nand.h>
|
|
#include <spl.h>
|
|
#include <asm/arch-fsl-lsch3/soc.h>
|
|
#include <asm/io.h>
|
|
#include <asm/global_data.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
static void erratum_a008751(void)
|
|
{
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A008751
|
|
u32 __iomem *scfg = (u32 __iomem *)SCFG_BASE;
|
|
|
|
writel(0x27672b2a, scfg + SCFG_USB3PRM1CR / 4);
|
|
#endif
|
|
}
|
|
|
|
static void erratum_rcw_src(void)
|
|
{
|
|
#if defined(CONFIG_SPL)
|
|
u32 __iomem *dcfg_ccsr = (u32 __iomem *)DCFG_BASE;
|
|
u32 __iomem *dcfg_dcsr = (u32 __iomem *)DCFG_DCSR_BASE;
|
|
u32 val;
|
|
|
|
val = in_le32(dcfg_ccsr + DCFG_PORSR1 / 4);
|
|
val &= ~DCFG_PORSR1_RCW_SRC;
|
|
val |= DCFG_PORSR1_RCW_SRC_NOR;
|
|
out_le32(dcfg_dcsr + DCFG_DCSR_PORCR1 / 4, val);
|
|
#endif
|
|
}
|
|
|
|
void fsl_lsch3_early_init_f(void)
|
|
{
|
|
erratum_a008751();
|
|
erratum_rcw_src();
|
|
init_early_memctl_regs(); /* tighten IFC timing */
|
|
}
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
void board_init_f(ulong dummy)
|
|
{
|
|
/* Clear global data */
|
|
memset((void *)gd, 0, sizeof(gd_t));
|
|
|
|
arch_cpu_init();
|
|
board_early_init_f();
|
|
timer_init();
|
|
env_init();
|
|
gd->baudrate = getenv_ulong("baudrate", 10, CONFIG_BAUDRATE);
|
|
|
|
serial_init();
|
|
console_init_f();
|
|
dram_init();
|
|
|
|
/* Clear the BSS. */
|
|
memset(__bss_start, 0, __bss_end - __bss_start);
|
|
|
|
board_init_r(NULL, 0);
|
|
}
|
|
|
|
u32 spl_boot_device(void)
|
|
{
|
|
return BOOT_DEVICE_NAND;
|
|
}
|
|
#endif
|
|
|