upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
98 lines
2.7 KiB
98 lines
2.7 KiB
/*
|
|
* (C) Copyright 2013
|
|
* Texas Instruments Incorporated.
|
|
* Lokesh Vutla <lokeshvutla@ti.com>
|
|
*
|
|
* Configuration settings for the TI DRA7XX board.
|
|
* See omap5_common.h for omap5 common settings.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_DRA7XX_EVM_H
|
|
#define __CONFIG_DRA7XX_EVM_H
|
|
|
|
#define CONFIG_DRA7XX
|
|
|
|
/* MMC ENV related defines */
|
|
#define CONFIG_ENV_IS_IN_MMC
|
|
#define CONFIG_SYS_MMC_ENV_DEV 1 /* SLOT2: eMMC(1) */
|
|
#define CONFIG_ENV_OFFSET 0xE0000
|
|
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
|
|
#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
|
|
#define CONFIG_CMD_SAVEENV
|
|
|
|
#if (CONFIG_CONS_INDEX == 1)
|
|
#define CONSOLEDEV "ttyO0"
|
|
#elif (CONFIG_CONS_INDEX == 3)
|
|
#define CONSOLEDEV "ttyO2"
|
|
#endif
|
|
#define CONFIG_SYS_NS16550_COM1 UART1_BASE /* Base EVM has UART0 */
|
|
#define CONFIG_SYS_NS16550_COM2 UART2_BASE /* UART2 */
|
|
#define CONFIG_SYS_NS16550_COM3 UART3_BASE /* UART3 */
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
#define CONFIG_SYS_OMAP_ABE_SYSCK
|
|
|
|
#include <configs/omap5_common.h>
|
|
|
|
/* CPSW Ethernet */
|
|
#define CONFIG_CMD_NET /* 'bootp' and 'tftp' */
|
|
#define CONFIG_CMD_DHCP
|
|
#define CONFIG_BOOTP_DNS /* Configurable parts of CMD_DHCP */
|
|
#define CONFIG_BOOTP_DNS2
|
|
#define CONFIG_BOOTP_SEND_HOSTNAME
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_SUBNETMASK
|
|
#define CONFIG_NET_RETRY_COUNT 10
|
|
#define CONFIG_CMD_PING
|
|
#define CONFIG_CMD_MII
|
|
#define CONFIG_DRIVER_TI_CPSW /* Driver for IP block */
|
|
#define CONFIG_MII /* Required in net/eth.c */
|
|
#define CONFIG_PHY_GIGE /* per-board part of CPSW */
|
|
#define CONFIG_PHYLIB
|
|
#define CONFIG_PHY_ADDR 2
|
|
|
|
/* SPI */
|
|
#undef CONFIG_OMAP3_SPI
|
|
#define CONFIG_TI_QSPI
|
|
#define CONFIG_SPI_FLASH
|
|
#define CONFIG_SPI_FLASH_SPANSION
|
|
#define CONFIG_CMD_SF
|
|
#define CONFIG_CMD_SPI
|
|
#define CONFIG_SPI_FLASH_BAR
|
|
#define CONFIG_TI_SPI_MMAP
|
|
#define CONFIG_SF_DEFAULT_SPEED 48000000
|
|
#define CONFIG_DEFAULT_SPI_MODE SPI_MODE_3
|
|
|
|
/* SPI SPL */
|
|
#define CONFIG_SPL_SPI_SUPPORT
|
|
#define CONFIG_SPL_SPI_LOAD
|
|
#define CONFIG_SPL_SPI_FLASH_SUPPORT
|
|
#define CONFIG_SPL_SPI_BUS 0
|
|
#define CONFIG_SPL_SPI_CS 0
|
|
#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000
|
|
|
|
/* USB xHCI HOST */
|
|
#define CONFIG_CMD_USB
|
|
#define CONFIG_USB_HOST
|
|
#define CONFIG_USB_XHCI
|
|
#define CONFIG_USB_XHCI_OMAP
|
|
#define CONFIG_USB_STORAGE
|
|
#define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
|
|
|
|
#define CONFIG_OMAP_USB_PHY
|
|
#define CONFIG_OMAP_USB2PHY2_HOST
|
|
|
|
/* SATA */
|
|
#define CONFIG_BOARD_LATE_INIT
|
|
#define CONFIG_CMD_SCSI
|
|
#define CONFIG_LIBATA
|
|
#define CONFIG_SCSI_AHCI
|
|
#define CONFIG_SCSI_AHCI_PLAT
|
|
#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
|
|
#define CONFIG_SYS_SCSI_MAX_LUN 1
|
|
#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
|
|
CONFIG_SYS_SCSI_MAX_LUN)
|
|
|
|
#endif /* __CONFIG_DRA7XX_EVM_H */
|
|
|