upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
176 lines
5.0 KiB
176 lines
5.0 KiB
/*
|
|
* Copyright 2015-2016 Toradex, Inc.
|
|
*
|
|
* Configuration settings for the Toradex VF50/VF61 modules.
|
|
*
|
|
* Based on vf610twr.h:
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
#define CONFIG_SYS_FSL_CLK
|
|
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
#ifdef CONFIG_CMD_FUSE
|
|
#define CONFIG_MXC_OCOTP
|
|
#endif
|
|
|
|
#ifdef CONFIG_VIDEO_FSL_DCU_FB
|
|
#define CONFIG_SPLASH_SCREEN_ALIGN
|
|
#define CONFIG_VIDEO_LOGO
|
|
#define CONFIG_VIDEO_BMP_LOGO
|
|
#define CONFIG_SYS_FSL_DCU_LE
|
|
|
|
#define CONFIG_SYS_DCU_ADDR DCU0_BASE_ADDR
|
|
#define DCU_LAYER_MAX_NUM 64
|
|
#endif
|
|
|
|
/* Size of malloc() pool */
|
|
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
|
|
|
|
/* Allow to overwrite serial and ethaddr */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
/* NAND support */
|
|
#define CONFIG_SYS_NAND_ONFI_DETECTION
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
#define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR
|
|
|
|
/* Dynamic MTD partition support */
|
|
#define CONFIG_MTD_PARTITIONS
|
|
#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
|
|
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR 0
|
|
#define CONFIG_SYS_FSL_ESDHC_NUM 1
|
|
|
|
#define CONFIG_FEC_MXC
|
|
#define CONFIG_MII
|
|
#define IMX_FEC_BASE ENET1_BASE_ADDR
|
|
#define CONFIG_FEC_XCV_TYPE RMII
|
|
#define CONFIG_FEC_MXC_PHYADDR 0
|
|
|
|
#define CONFIG_IPADDR 192.168.10.2
|
|
#define CONFIG_NETMASK 255.255.255.0
|
|
#define CONFIG_SERVERIP 192.168.10.1
|
|
|
|
#define CONFIG_LOADADDR 0x80008000
|
|
#define CONFIG_FDTADDR 0x84000000
|
|
|
|
/* We boot from the gfxRAM area of the OCRAM. */
|
|
#define CONFIG_BOARD_SIZE_LIMIT 520192
|
|
|
|
#define SD_BOOTCMD \
|
|
"sdargs=root=/dev/mmcblk0p2 rw rootwait\0" \
|
|
"sdboot=run setup; setenv bootargs ${defargs} ${sdargs} ${mtdparts} " \
|
|
"${setupargs} ${vidargs}; echo Booting from MMC/SD card...; " \
|
|
"load mmc 0:2 ${kernel_addr_r} /boot/${kernel_file} && " \
|
|
"load mmc 0:2 ${fdt_addr_r} /boot/${soc}-colibri-${fdt_board}.dtb && " \
|
|
"run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
|
|
|
|
#define NFS_BOOTCMD \
|
|
"nfsargs=ip=:::::eth0: root=/dev/nfs\0" \
|
|
"nfsboot=run setup; " \
|
|
"setenv bootargs ${defargs} ${nfsargs} ${mtdparts} " \
|
|
"${setupargs} ${vidargs}; echo Booting from NFS...;" \
|
|
"dhcp ${kernel_addr_r} && " \
|
|
"tftp ${fdt_addr_r} ${soc}-colibri-${fdt_board}.dtb && " \
|
|
"run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
|
|
|
|
#define UBI_BOOTCMD \
|
|
"ubiargs=ubi.mtd=ubi root=ubi0:rootfs rootfstype=ubifs " \
|
|
"ubi.fm_autoconvert=1\0" \
|
|
"ubiboot=run setup; " \
|
|
"setenv bootargs ${defargs} ${ubiargs} ${mtdparts} " \
|
|
"${setupargs} ${vidargs}; echo Booting from NAND...; " \
|
|
"ubi part ubi && " \
|
|
"ubi read ${kernel_addr_r} kernel && " \
|
|
"ubi read ${fdt_addr_r} dtb && " \
|
|
"run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
|
|
|
|
#define CONFIG_BOOTCOMMAND "run ubiboot; run sdboot; run nfsboot"
|
|
|
|
#define DFU_ALT_NAND_INFO "vf-bcb part 0,1;u-boot part 0,2;ubi part 0,4"
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"kernel_addr_r=0x82000000\0" \
|
|
"fdt_addr_r=0x84000000\0" \
|
|
"kernel_file=zImage\0" \
|
|
"fdt_file=${soc}-colibri-${fdt_board}.dtb\0" \
|
|
"fdt_board=eval-v3\0" \
|
|
"fdt_fixup=;\0" \
|
|
"defargs=\0" \
|
|
"console=ttyLP0\0" \
|
|
"setup=setenv setupargs " \
|
|
"console=tty1 console=${console}" \
|
|
",${baudrate}n8 ${memargs}\0" \
|
|
"setsdupdate=mmc rescan && set interface mmc && " \
|
|
"fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
|
|
"source ${loadaddr}\0" \
|
|
"setusbupdate=usb start && set interface usb && " \
|
|
"fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
|
|
"source ${loadaddr}\0" \
|
|
"setupdate=run setsdupdate || run setusbupdate\0" \
|
|
"mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
|
|
"dfu_alt_info=" DFU_ALT_NAND_INFO "\0" \
|
|
"video-mode=dcufb:640x480-16@60,monitor=lcd\0" \
|
|
"splashpos=m,m\0" \
|
|
SD_BOOTCMD \
|
|
NFS_BOOTCMD \
|
|
UBI_BOOTCMD
|
|
|
|
/* Miscellaneous configurable options */
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x80010000
|
|
#define CONFIG_SYS_MEMTEST_END 0x87C00000
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
#define CONFIG_SYS_HZ 1000
|
|
|
|
/* Physical memory map */
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
|
#define PHYS_SDRAM (0x80000000)
|
|
#define PHYS_SDRAM_SIZE (256 * 1024 * 1024)
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
|
|
#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
|
|
#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET \
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
|
|
|
|
/* Environment organization */
|
|
|
|
#ifdef CONFIG_ENV_IS_IN_MMC
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
|
#define CONFIG_ENV_OFFSET (12 * 64 * 1024)
|
|
#define CONFIG_ENV_SIZE (8 * 1024)
|
|
#endif
|
|
|
|
#ifdef CONFIG_ENV_IS_IN_NAND
|
|
#define CONFIG_ENV_SIZE (64 * 2048)
|
|
#define CONFIG_ENV_RANGE (4 * 64 * 2048)
|
|
#define CONFIG_ENV_OFFSET (12 * 64 * 2048)
|
|
#endif
|
|
|
|
/* USB Host Support */
|
|
#define CONFIG_USB_EHCI_VF
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
|
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
|
|
|
/* USB DFU */
|
|
#define CONFIG_SYS_DFU_DATA_BUF_SIZE (1024 * 1024)
|
|
|
|
/* USB Storage */
|
|
|
|
#endif /* __CONFIG_H */
|
|
|