upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
301 lines
10 KiB
301 lines
10 KiB
/*
|
|
* (C) Copyright 2003
|
|
* Denis Peter d.peter@mpl.ch
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation,
|
|
*/
|
|
|
|
/*
|
|
* File: PATI.h
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
*/
|
|
|
|
#define CONFIG_MPC555 1 /* This is an MPC555 CPU */
|
|
#define CONFIG_PATI 1 /* ...On a PATI board */
|
|
/* Serial Console Configuration */
|
|
#define CONFIG_5xx_CONS_SCI1
|
|
#undef CONFIG_5xx_CONS_SCI2
|
|
|
|
#define CONFIG_BAUDRATE 9600
|
|
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#define CONFIG_CMD_MEMORY
|
|
#define CONFIG_CMD_LOADB
|
|
#define CONFIG_CMD_REGINFO
|
|
#define CONFIG_CMD_FLASH
|
|
#define CONFIG_CMD_LOADS
|
|
#define CONFIG_CMD_ENV
|
|
#define CONFIG_CMD_REGINFO
|
|
#define CONFIG_CMD_BDI
|
|
#define CONFIG_CMD_CONSOLE
|
|
#define CONFIG_CMD_RUN
|
|
#define CONFIG_CMD_BSP
|
|
#define CONFIG_CMD_IMI
|
|
#define CONFIG_CMD_EEPROM
|
|
#define CONFIG_CMD_IRQ
|
|
#define CONFIG_CMD_MISC
|
|
|
|
|
|
#if 0
|
|
#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
|
|
#else
|
|
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
|
|
#endif
|
|
#define CONFIG_BOOTCOMMAND "" /* autoboot command */
|
|
|
|
#define CONFIG_BOOTARGS "" /* */
|
|
|
|
#define CONFIG_WATCHDOG /* turn on platform specific watchdog */
|
|
|
|
/*#define CONFIG_STATUS_LED 1 */ /* Enable status led */
|
|
|
|
#define CONFIG_LOADS_ECHO 1 /* Echo on for serial download */
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#define CFG_CONSOLE_IS_IN_ENV /* stdin, stdout and stderr are in evironment */
|
|
#define CONFIG_PREBOOT
|
|
|
|
#define CFG_LONGHELP /* undef to save memory */
|
|
#define CFG_PROMPT "pati=> " /* Monitor Command Prompt */
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
#else
|
|
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
|
|
#endif
|
|
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
|
|
#define CFG_MAXARGS 16 /* max number of command args */
|
|
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
|
|
|
|
#define CFG_MEMTEST_START 0x00010000 /* memtest works on */
|
|
#define CFG_MEMTEST_END 0x00A00000 /* 10 MB in SRAM */
|
|
|
|
#define CFG_LOAD_ADDR 0x100000 /* default load address */
|
|
|
|
#define CFG_HZ 1000 /* Decrementer freq: 1 ms ticks */
|
|
|
|
#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 1250000 }
|
|
|
|
|
|
/***********************************************************************
|
|
* Last Stage Init
|
|
***********************************************************************/
|
|
#define CONFIG_LAST_STAGE_INIT
|
|
|
|
/*
|
|
* Low Level Configuration Settings
|
|
*/
|
|
|
|
/*
|
|
* Internal Memory Mapped (This is not the IMMR content)
|
|
*/
|
|
#define CFG_IMMR 0x01C00000 /* Physical start adress of internal memory map */
|
|
|
|
/*
|
|
* Definitions for initial stack pointer and data area
|
|
*/
|
|
#define CFG_INIT_RAM_ADDR (CFG_IMMR + 0x003f9800) /* Physical start adress of internal MPC555 writable RAM */
|
|
#define CFG_INIT_RAM_END (CFG_IMMR + 0x003fffff) /* Physical end adress of internal MPC555 used RAM area */
|
|
#define CFG_GBL_DATA_SIZE 128 /* Size in bytes reserved for initial global data */
|
|
#define CFG_GBL_DATA_OFFSET ((CFG_INIT_RAM_END - CFG_INIT_RAM_ADDR) - CFG_GBL_DATA_SIZE) /* Offset from the beginning of ram */
|
|
#define CFG_INIT_SP_ADDR (CFG_IMMR + 0x03fa000) /* Physical start adress of inital stack */
|
|
/*
|
|
* Start addresses for the final memory configuration
|
|
* Please note that CFG_SDRAM_BASE _must_ start at 0
|
|
*/
|
|
#define CFG_SDRAM_BASE 0x00000000 /* Monitor won't change memory map */
|
|
#define CFG_FLASH_BASE 0xffC00000 /* External flash */
|
|
#define PCI_BASE 0x03000000 /* PCI Base (CS2) */
|
|
#define PCI_CONFIG_BASE 0x04000000 /* PCI & PLD (CS3) */
|
|
#define PLD_CONFIG_BASE 0x04001000 /* PLD (CS3) */
|
|
|
|
#define CFG_MONITOR_BASE 0xFFF00000
|
|
/* CFG_FLASH_BASE */ /* TEXT_BASE is defined in the board config.mk file. */
|
|
/* This adress is given to the linker with -Ttext to */
|
|
/* locate the text section at this adress. */
|
|
#define CFG_MONITOR_LEN (256 << 10) /* Reserve 192 kB for Monitor */
|
|
#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
|
|
|
|
#define CFG_RESET_ADDRESS (PLD_CONFIG_BASE + 0x10) /* Adress which causes reset */
|
|
|
|
/*
|
|
* For booting Linux, the board info and command line data
|
|
* have to be in the first 8 MB of memory, since this is
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
*/
|
|
#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* FLASH organization
|
|
*-----------------------------------------------------------------------
|
|
*
|
|
*/
|
|
|
|
#define CFG_MAX_FLASH_BANKS 1 /* Max number of memory banks */
|
|
#define CFG_MAX_FLASH_SECT 128 /* Max number of sectors on one chip */
|
|
#define CFG_FLASH_ERASE_TOUT 180000 /* Timeout for Flash Erase (in ms) */
|
|
#define CFG_FLASH_WRITE_TOUT 600 /* Timeout for Flash Write (in ms) */
|
|
|
|
|
|
#define CONFIG_ENV_IS_IN_EEPROM
|
|
#ifdef CONFIG_ENV_IS_IN_EEPROM
|
|
#define CFG_ENV_OFFSET 0
|
|
#define CFG_ENV_SIZE 2048
|
|
#endif
|
|
|
|
#undef CFG_ENV_IS_IN_FLASH
|
|
#ifdef CFG_ENV_IS_IN_FLASH
|
|
#define CFG_ENV_SIZE 0x00002000 /* Set whole sector as env */
|
|
#define CFG_ENV_OFFSET ((0 - CFG_FLASH_BASE) - CFG_ENV_SIZE) /* Environment starts at this adress */
|
|
#endif
|
|
|
|
|
|
#define CONFIG_SPI 1
|
|
#define CFG_SPI_CS_USED 0x09 /* CS0 and CS3 are used */
|
|
#define CFG_SPI_CS_BASE 0x08 /* CS3 is active low */
|
|
#define CFG_SPI_CS_ACT 0x00 /* CS3 is active low */
|
|
/*-----------------------------------------------------------------------
|
|
* SYPCR - System Protection Control
|
|
* SYPCR can only be written once after reset!
|
|
*-----------------------------------------------------------------------
|
|
* SW Watchdog freeze
|
|
*/
|
|
#undef CONFIG_WATCHDOG
|
|
#if defined(CONFIG_WATCHDOG)
|
|
#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
|
|
SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
|
|
#else
|
|
#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
|
|
SYPCR_SWP)
|
|
#endif /* CONFIG_WATCHDOG */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* TBSCR - Time Base Status and Control
|
|
*-----------------------------------------------------------------------
|
|
* Clear Reference Interrupt Status, Timebase freezing enabled
|
|
*/
|
|
#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* PISCR - Periodic Interrupt Status and Control
|
|
*-----------------------------------------------------------------------
|
|
* Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
|
|
*/
|
|
#define CFG_PISCR (PISCR_PS | PISCR_PITF)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* SCCR - System Clock and reset Control Register
|
|
*-----------------------------------------------------------------------
|
|
* Set clock output, timebase and RTC source and divider,
|
|
* power management and some other internal clocks
|
|
*/
|
|
#define SCCR_MASK SCCR_EBDF00
|
|
#define CFG_SCCR (SCCR_TBS | SCCR_RTDIV | SCCR_RTSEL | \
|
|
SCCR_COM01 | SCCR_DFNL000 | SCCR_DFNH000)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* SIUMCR - SIU Module Configuration
|
|
*-----------------------------------------------------------------------
|
|
* Data show cycle
|
|
*/
|
|
#define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_EARB | SIUMCR_GPC01 | SIUMCR_MLRC11) /* Disable data show cycle */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* PLPRCR - PLL, Low-Power, and Reset Control Register
|
|
*-----------------------------------------------------------------------
|
|
* Set all bits to 40 Mhz
|
|
*
|
|
*/
|
|
#define CFG_OSC_CLK ((uint)4000000) /* Oscillator clock is 4MHz */
|
|
|
|
|
|
#define CFG_PLPRCR (PLPRCR_MF_9 | PLPRCR_DIVF_0)
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* UMCR - UIMB Module Configuration Register
|
|
*-----------------------------------------------------------------------
|
|
*
|
|
*/
|
|
#define CFG_UMCR (UMCR_FSPEED) /* IMB clock same as U-bus */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* ICTRL - I-Bus Support Control Register
|
|
*/
|
|
#define CFG_ICTRL (ICTRL_ISCT_SER_7) /* Take out of serialized mode */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* USIU - Memory Controller Register
|
|
*-----------------------------------------------------------------------
|
|
*/
|
|
#define CFG_BR0_PRELIM (CFG_FLASH_BASE | BR_V | BR_BI | BR_PS_16 | BR_SETA)
|
|
#define CFG_OR0_PRELIM (0xffc00000) /* SCY is not used if external TA is set */
|
|
/* SDRAM */
|
|
#define CFG_BR1_PRELIM (CFG_SDRAM_BASE | BR_V | BR_BI | BR_PS_32 | BR_SETA)
|
|
#define CFG_OR1_PRELIM (OR_ADDR_MK_FF) /* SCY is not used if external TA is set */
|
|
/* PCI */
|
|
#define CFG_BR2_PRELIM (PCI_BASE | BR_V | BR_PS_32 | BR_SETA)
|
|
#define CFG_OR2_PRELIM (OR_ADDR_MK_FF)
|
|
/* config registers: */
|
|
#define CFG_BR3_PRELIM (PCI_CONFIG_BASE | BR_V | BR_BI | BR_PS_32 | BR_SETA)
|
|
#define CFG_OR3_PRELIM (0xffff0000)
|
|
|
|
#define FLASH_BASE0_PRELIM CFG_FLASH_BASE /* We don't realign the flash */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* DER - Timer Decrementer
|
|
*-----------------------------------------------------------------------
|
|
* Initialise to zero
|
|
*/
|
|
#define CFG_DER 0x00000000
|
|
|
|
|
|
/*
|
|
* Internal Definitions
|
|
*
|
|
* Boot Flags
|
|
*/
|
|
#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
|
|
#define BOOTFLAG_WARM 0x02 /* Software reboot */
|
|
|
|
|
|
#define VERSION_TAG "released"
|
|
#define CONFIG_ISO_STRING "MEV-10084-001"
|
|
|
|
#define CONFIG_IDENT_STRING "\n(c) 2003 by MPL AG Switzerland, " CONFIG_ISO_STRING " " VERSION_TAG
|
|
|
|
#endif /* __CONFIG_H */
|
|
|