upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
122 lines
2.5 KiB
122 lines
2.5 KiB
/*
|
|
* TNETV107X: Timer implementation
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/clock.h>
|
|
|
|
struct timer_regs {
|
|
u_int32_t pid12;
|
|
u_int32_t pad[3];
|
|
u_int32_t tim12;
|
|
u_int32_t tim34;
|
|
u_int32_t prd12;
|
|
u_int32_t prd34;
|
|
u_int32_t tcr;
|
|
u_int32_t tgcr;
|
|
u_int32_t wdtcr;
|
|
};
|
|
|
|
#define regs ((struct timer_regs *)CONFIG_SYS_TIMERBASE)
|
|
|
|
#define TIMER_LOAD_VAL (CONFIG_SYS_HZ_CLOCK / CONFIG_SYS_HZ)
|
|
#define TIM_CLK_DIV 16
|
|
|
|
static ulong timestamp;
|
|
static ulong lastinc;
|
|
|
|
int timer_init(void)
|
|
{
|
|
clk_enable(TNETV107X_LPSC_TIMER0);
|
|
|
|
lastinc = timestamp = 0;
|
|
|
|
/* We are using timer34 in unchained 32-bit mode, full speed */
|
|
__raw_writel(0x0, ®s->tcr);
|
|
__raw_writel(0x0, ®s->tgcr);
|
|
__raw_writel(0x06 | ((TIM_CLK_DIV - 1) << 8), ®s->tgcr);
|
|
__raw_writel(0x0, ®s->tim34);
|
|
__raw_writel(TIMER_LOAD_VAL, ®s->prd34);
|
|
__raw_writel(2 << 22, ®s->tcr);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void reset_timer(void)
|
|
{
|
|
lastinc = timestamp = 0;
|
|
|
|
__raw_writel(0, ®s->tcr);
|
|
__raw_writel(0, ®s->tim34);
|
|
__raw_writel(2 << 22, ®s->tcr);
|
|
}
|
|
|
|
static ulong get_timer_raw(void)
|
|
{
|
|
ulong now = __raw_readl(®s->tim34);
|
|
|
|
if (now >= lastinc)
|
|
timestamp += now - lastinc;
|
|
else
|
|
timestamp += now + TIMER_LOAD_VAL - lastinc;
|
|
|
|
lastinc = now;
|
|
|
|
return timestamp;
|
|
}
|
|
|
|
ulong get_timer(ulong base)
|
|
{
|
|
return (get_timer_raw() / (TIMER_LOAD_VAL / TIM_CLK_DIV)) - base;
|
|
}
|
|
|
|
void set_timer(ulong t)
|
|
{
|
|
timestamp = t;
|
|
}
|
|
|
|
unsigned long long get_ticks(void)
|
|
{
|
|
return get_timer(0);
|
|
}
|
|
|
|
void __udelay(unsigned long usec)
|
|
{
|
|
ulong tmo;
|
|
ulong endtime;
|
|
signed long diff;
|
|
|
|
tmo = CONFIG_SYS_HZ_CLOCK / 1000;
|
|
tmo *= usec;
|
|
tmo /= (1000 * TIM_CLK_DIV);
|
|
|
|
endtime = get_timer_raw() + tmo;
|
|
|
|
do {
|
|
ulong now = get_timer_raw();
|
|
diff = endtime - now;
|
|
} while (diff >= 0);
|
|
}
|
|
|
|
ulong get_tbclk(void)
|
|
{
|
|
return CONFIG_SYS_HZ;
|
|
}
|
|
|