upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
122 lines
4.0 KiB
122 lines
4.0 KiB
/*
|
|
* (C) Copyright 2004-2008
|
|
* Texas Instruments, <www.ti.com>
|
|
*
|
|
* Author :
|
|
* Manikandan Pillai <mani.pillai@ti.com>
|
|
*
|
|
* Derived from Beagle Board and 3430 SDP code by
|
|
* Richard Woodruff <r-woodruff2@ti.com>
|
|
* Syed Mohammed Khasim <khasim@ti.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/mem.h>
|
|
#include <asm/arch/mux.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <i2c.h>
|
|
#include <asm/mach-types.h>
|
|
#include "evm.h"
|
|
|
|
/******************************************************************************
|
|
* Routine: board_init
|
|
* Description: Early hardware init.
|
|
*****************************************************************************/
|
|
int board_init(void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
gpmc_init(); /* in SRAM or SDRAM, finish GPMC */
|
|
/* board id for Linux */
|
|
gd->bd->bi_arch_number = MACH_TYPE_OMAP3EVM;
|
|
/* boot param addr */
|
|
gd->bd->bi_boot_params = (OMAP34XX_SDRC_CS0 + 0x100);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/******************************************************************************
|
|
* Routine: misc_init_r
|
|
* Description: Init ethernet (done here so udelay works)
|
|
*****************************************************************************/
|
|
int misc_init_r(void)
|
|
{
|
|
|
|
#ifdef CONFIG_DRIVER_OMAP34XX_I2C
|
|
i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
|
|
#endif
|
|
|
|
#if defined(CONFIG_CMD_NET)
|
|
setup_net_chip();
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
/******************************************************************************
|
|
* Routine: set_muxconf_regs
|
|
* Description: Setting up the configuration Mux registers specific to the
|
|
* hardware. Many pins need to be moved from protect to primary
|
|
* mode.
|
|
*****************************************************************************/
|
|
void set_muxconf_regs(void)
|
|
{
|
|
MUX_EVM();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* Routine: setup_net_chip
|
|
* Description: Setting up the configuration GPMC registers specific to the
|
|
* Ethernet hardware.
|
|
*****************************************************************************/
|
|
static void setup_net_chip(void)
|
|
{
|
|
gpio_t *gpio3_base = (gpio_t *)OMAP34XX_GPIO3_BASE;
|
|
gpmc_csx_t *gpmc_cs6_base = (gpmc_csx_t *)GPMC_CONFIG_CS6_BASE;
|
|
ctrl_t *ctrl_base = (ctrl_t *)OMAP34XX_CTRL_BASE;
|
|
|
|
/* Configure GPMC registers */
|
|
writel(NET_GPMC_CONFIG1, &gpmc_cs6_base->config1);
|
|
writel(NET_GPMC_CONFIG2, &gpmc_cs6_base->config2);
|
|
writel(NET_GPMC_CONFIG3, &gpmc_cs6_base->config3);
|
|
writel(NET_GPMC_CONFIG4, &gpmc_cs6_base->config4);
|
|
writel(NET_GPMC_CONFIG5, &gpmc_cs6_base->config5);
|
|
writel(NET_GPMC_CONFIG6, &gpmc_cs6_base->config6);
|
|
writel(NET_GPMC_CONFIG7, &gpmc_cs6_base->config7);
|
|
|
|
/* Enable off mode for NWE in PADCONF_GPMC_NWE register */
|
|
writew(readw(&ctrl_base ->gpmc_nwe) | 0x0E00, &ctrl_base->gpmc_nwe);
|
|
/* Enable off mode for NOE in PADCONF_GPMC_NADV_ALE register */
|
|
writew(readw(&ctrl_base->gpmc_noe) | 0x0E00, &ctrl_base->gpmc_noe);
|
|
/* Enable off mode for ALE in PADCONF_GPMC_NADV_ALE register */
|
|
writew(readw(&ctrl_base->gpmc_nadv_ale) | 0x0E00,
|
|
&ctrl_base->gpmc_nadv_ale);
|
|
|
|
/* Make GPIO 64 as output pin */
|
|
writel(readl(&gpio3_base->oe) & ~(GPIO0), &gpio3_base->oe);
|
|
|
|
/* Now send a pulse on the GPIO pin */
|
|
writel(GPIO0, &gpio3_base->setdataout);
|
|
udelay(1);
|
|
writel(GPIO0, &gpio3_base->cleardataout);
|
|
udelay(1);
|
|
writel(GPIO0, &gpio3_base->setdataout);
|
|
}
|
|
|