upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
254 lines
6.1 KiB
254 lines
6.1 KiB
/*
|
|
* Palm LifeDrive configuration file
|
|
*
|
|
* Copyright (C) 2010 Marek Vasut <marek.vasut@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Board Configuration Options
|
|
*/
|
|
#define CONFIG_CPU_PXA27X 1 /* Marvell PXA270 CPU */
|
|
#define CONFIG_PALMLD 1 /* Palm LifeDrive board */
|
|
|
|
/* we will never enable dcache, because we have to setup MMU first */
|
|
#define CONFIG_SYS_DCACHE_OFF
|
|
|
|
/*
|
|
* Environment settings
|
|
*/
|
|
#define CONFIG_ENV_OVERWRITE
|
|
#define CONFIG_SYS_MALLOC_LEN (128*1024)
|
|
#define CONFIG_SYS_TEXT_BASE 0x0
|
|
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"if mmcinfo && fatload mmc 0 0xa0000000 uboot.script ; then " \
|
|
"source 0xa0000000; " \
|
|
"else " \
|
|
"bootm 0x0x60000; " \
|
|
"fi; "
|
|
#define CONFIG_BOOTARGS "console=tty0 console=ttyS0,9600"
|
|
#define CONFIG_TIMESTAMP
|
|
#define CONFIG_BOOTDELAY 2 /* Autoboot delay */
|
|
#define CONFIG_CMDLINE_TAG
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
|
|
#define CONFIG_LZMA /* LZMA compression support */
|
|
|
|
/*
|
|
* Serial Console Configuration
|
|
*/
|
|
#define CONFIG_PXA_SERIAL
|
|
#define CONFIG_FFUART 1
|
|
#define CONFIG_CONS_INDEX 3
|
|
#define CONFIG_BAUDRATE 9600
|
|
|
|
/*
|
|
* Bootloader Components Configuration
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#undef CONFIG_CMD_NET
|
|
#undef CONFIG_CMD_NFS
|
|
#define CONFIG_CMD_ENV
|
|
#undef CONFIG_CMD_IMLS
|
|
#define CONFIG_CMD_MMC
|
|
#define CONFIG_CMD_IDE
|
|
#define CONFIG_LCD
|
|
#define CONFIG_PXA_LCD
|
|
|
|
/*
|
|
* MMC Card Configuration
|
|
*/
|
|
#ifdef CONFIG_CMD_MMC
|
|
#define CONFIG_MMC
|
|
#define CONFIG_GENERIC_MMC
|
|
#define CONFIG_PXA_MMC_GENERIC
|
|
#define CONFIG_SYS_MMC_BASE 0xF0000000
|
|
#define CONFIG_CMD_FAT
|
|
#define CONFIG_CMD_EXT2
|
|
#define CONFIG_DOS_PARTITION
|
|
#endif
|
|
|
|
/*
|
|
* LCD
|
|
*/
|
|
#ifdef CONFIG_LCD
|
|
#define CONFIG_LQ038J7DH53
|
|
#define CONFIG_VIDEO_LOGO
|
|
#define CONFIG_CMD_BMP
|
|
#define CONFIG_SPLASH_SCREEN
|
|
#define CONFIG_SPLASH_SCREEN_ALIGN
|
|
#define CONFIG_VIDEO_BMP_GZIP
|
|
#define CONFIG_VIDEO_BMP_RLE8
|
|
#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20)
|
|
#endif
|
|
|
|
/*
|
|
* KGDB
|
|
*/
|
|
#ifdef CONFIG_CMD_KGDB
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* kgdb serial port speed */
|
|
#endif
|
|
|
|
/*
|
|
* HUSH Shell Configuration
|
|
*/
|
|
#define CONFIG_SYS_HUSH_PARSER 1
|
|
|
|
#define CONFIG_SYS_LONGHELP
|
|
#ifdef CONFIG_SYS_HUSH_PARSER
|
|
#define CONFIG_SYS_PROMPT "$ "
|
|
#endif
|
|
#define CONFIG_SYS_CBSIZE 256
|
|
#define CONFIG_SYS_PBSIZE \
|
|
(CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
|
|
#define CONFIG_SYS_MAXARGS 16
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
#define CONFIG_SYS_DEVICE_NULLDEV 1
|
|
|
|
/*
|
|
* Clock Configuration
|
|
*/
|
|
#undef CONFIG_SYS_CLKS_IN_HZ
|
|
#define CONFIG_SYS_CPUSPEED 0x210 /* 416MHz ; N=2,L=16 */
|
|
|
|
/*
|
|
* DRAM Map
|
|
*/
|
|
#define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */
|
|
#define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
|
|
#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
|
|
|
|
#define CONFIG_SYS_DRAM_BASE 0xa0000000 /* CS0 */
|
|
#define CONFIG_SYS_DRAM_SIZE 0x02000000 /* 32 MB DRAM */
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */
|
|
#define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_DRAM_BASE
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
#define CONFIG_SYS_INIT_SP_ADDR (GENERATED_GBL_DATA_SIZE + PHYS_SDRAM_1)
|
|
|
|
/*
|
|
* NOR FLASH
|
|
*/
|
|
#ifdef CONFIG_CMD_FLASH
|
|
#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
|
|
#define PHYS_FLASH_SIZE 0x00080000 /* 512 KB */
|
|
#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
|
|
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
#define CONFIG_FLASH_CFI_DRIVER 1
|
|
|
|
#define CONFIG_FLASH_CFI_LEGACY
|
|
#define CONFIG_SYS_FLASH_LEGACY_512Kx16
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE 0
|
|
#define CONFIG_SYS_MONITOR_LEN 0x40000
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 256
|
|
|
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 240000
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 240000
|
|
#define CONFIG_SYS_FLASH_LOCK_TOUT 240000
|
|
#define CONFIG_SYS_FLASH_UNLOCK_TOUT 240000
|
|
#define CONFIG_SYS_FLASH_PROTECTION
|
|
|
|
#define CONFIG_ENV_IS_IN_FLASH 1
|
|
#define CONFIG_ENV_SECT_SIZE 0x10000
|
|
#else
|
|
#define CONFIG_SYS_NO_FLASH
|
|
#define CONFIG_ENV_IS_NOWHERE
|
|
#endif
|
|
|
|
#define CONFIG_ENV_ADDR 0x40000
|
|
#define CONFIG_ENV_SIZE 0x4000
|
|
|
|
/*
|
|
* IDE
|
|
*/
|
|
#ifdef CONFIG_CMD_IDE
|
|
#define CONFIG_LBA48
|
|
#undef CONFIG_IDE_LED
|
|
#undef CONFIG_IDE_RESET
|
|
|
|
#define __io
|
|
|
|
#define CONFIG_SYS_IDE_MAXBUS 1
|
|
#define CONFIG_SYS_IDE_MAXDEVICE 1
|
|
|
|
#define CONFIG_SYS_ATA_BASE_ADDR 0x20000000
|
|
#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0
|
|
|
|
#define CONFIG_SYS_ATA_DATA_OFFSET 0x10
|
|
#define CONFIG_SYS_ATA_REG_OFFSET 0x10
|
|
#define CONFIG_SYS_ATA_ALT_OFFSET 0x10
|
|
|
|
#define CONFIG_SYS_ATA_STRIDE 1
|
|
#endif
|
|
|
|
/*
|
|
* GPIO settings
|
|
*/
|
|
#define CONFIG_SYS_GAFR0_L_VAL 0x00000000
|
|
#define CONFIG_SYS_GAFR0_U_VAL 0xa5180012
|
|
#define CONFIG_SYS_GAFR1_L_VAL 0x69988056
|
|
#define CONFIG_SYS_GAFR1_U_VAL 0xaaa580aa
|
|
#define CONFIG_SYS_GAFR2_L_VAL 0x6aaaaaaa
|
|
#define CONFIG_SYS_GAFR2_U_VAL 0x01040001
|
|
#define CONFIG_SYS_GAFR3_L_VAL 0x540a950c
|
|
#define CONFIG_SYS_GAFR3_U_VAL 0x00000009
|
|
#define CONFIG_SYS_GPCR0_VAL 0x00000000
|
|
#define CONFIG_SYS_GPCR1_VAL 0x00000000
|
|
#define CONFIG_SYS_GPCR2_VAL 0x00000000
|
|
#define CONFIG_SYS_GPCR3_VAL 0x00000000
|
|
#define CONFIG_SYS_GPDR0_VAL 0xc26b0000
|
|
#define CONFIG_SYS_GPDR1_VAL 0xfcdfaa93
|
|
#define CONFIG_SYS_GPDR2_VAL 0x7bbaffff
|
|
#define CONFIG_SYS_GPDR3_VAL 0x006ff38d
|
|
#define CONFIG_SYS_GPSR0_VAL 0x0d9e45ee
|
|
#define CONFIG_SYS_GPSR1_VAL 0x03affdae
|
|
#define CONFIG_SYS_GPSR2_VAL 0x07554000
|
|
#define CONFIG_SYS_GPSR3_VAL 0x01bc0785
|
|
|
|
#define CONFIG_SYS_PSSR_VAL 0x30
|
|
|
|
/*
|
|
* Clock settings
|
|
*/
|
|
#define CONFIG_SYS_CKEN 0x01ffffff
|
|
#define CONFIG_SYS_CCCR 0x02000210
|
|
|
|
/*
|
|
* Memory settings
|
|
*/
|
|
#define CONFIG_SYS_MSC0_VAL 0x7ff844c8
|
|
#define CONFIG_SYS_MSC1_VAL 0x7ff86ab4
|
|
#define CONFIG_SYS_MSC2_VAL 0x7ff87ff8
|
|
#define CONFIG_SYS_MDCNFG_VAL 0x0B880acd
|
|
#define CONFIG_SYS_MDREFR_VAL 0x201fa031
|
|
#define CONFIG_SYS_MDMRS_VAL 0x00320032
|
|
#define CONFIG_SYS_FLYCNFG_VAL 0x00000000
|
|
#define CONFIG_SYS_SXCNFG_VAL 0x40044004
|
|
|
|
/*
|
|
* PCMCIA and CF Interfaces
|
|
*/
|
|
#define CONFIG_SYS_MECR_VAL 0x00000003
|
|
#define CONFIG_SYS_MCMEM0_VAL 0x0001c391
|
|
#define CONFIG_SYS_MCMEM1_VAL 0x0001c391
|
|
#define CONFIG_SYS_MCATT0_VAL 0x0001c391
|
|
#define CONFIG_SYS_MCATT1_VAL 0x0001c391
|
|
#define CONFIG_SYS_MCIO0_VAL 0x00014611
|
|
#define CONFIG_SYS_MCIO1_VAL 0x0001c391
|
|
|
|
#endif /* __CONFIG_H */
|
|
|