upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
62 lines
1.5 KiB
62 lines
1.5 KiB
/*
|
|
* gpio_cfi_flash.c - GPIO-assisted Flash Chip Support
|
|
*
|
|
* Copyright (c) 2009 Analog Devices Inc.
|
|
*
|
|
* Licensed under the GPL-2 or later.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/blackfin.h>
|
|
#include <asm/io.h>
|
|
#include "gpio_cfi_flash.h"
|
|
|
|
#define GPIO_PIN_1 PF4
|
|
#define GPIO_MASK_1 (1 << 21)
|
|
#define GPIO_PIN_2 PF5
|
|
#define GPIO_MASK_2 (1 << 22)
|
|
#define GPIO_MASK (GPIO_MASK_1 | GPIO_MASK_2)
|
|
|
|
void *gpio_cfi_flash_swizzle(void *vaddr)
|
|
{
|
|
unsigned long addr = (unsigned long)vaddr;
|
|
|
|
if (addr & GPIO_MASK_1)
|
|
bfin_write_PORTFIO_SET(GPIO_PIN_1);
|
|
else
|
|
bfin_write_PORTFIO_CLEAR(GPIO_PIN_1);
|
|
|
|
#ifdef GPIO_MASK_2
|
|
if (addr & GPIO_MASK_2)
|
|
bfin_write_PORTFIO_SET(GPIO_PIN_2);
|
|
else
|
|
bfin_write_PORTFIO_CLEAR(GPIO_PIN_2);
|
|
#endif
|
|
|
|
SSYNC();
|
|
|
|
return (void *)(addr & ~GPIO_MASK);
|
|
}
|
|
|
|
#define __raw_writeq(value, addr) *(volatile u64 *)addr = value
|
|
#define __raw_readq(addr) *(volatile u64 *)addr
|
|
|
|
#define MAKE_FLASH(size, sfx) \
|
|
void flash_write##size(u##size value, void *addr) \
|
|
{ \
|
|
__raw_write##sfx(value, gpio_cfi_flash_swizzle(addr)); \
|
|
} \
|
|
u##size flash_read##size(void *addr) \
|
|
{ \
|
|
return __raw_read##sfx(gpio_cfi_flash_swizzle(addr)); \
|
|
}
|
|
MAKE_FLASH(8, b) /* flash_write8() flash_read8() */
|
|
MAKE_FLASH(16, w) /* flash_write16() flash_write16() */
|
|
MAKE_FLASH(32, l) /* flash_write32() flash_write32() */
|
|
MAKE_FLASH(64, q) /* flash_write64() flash_write64() */
|
|
|
|
void gpio_cfi_flash_init(void)
|
|
{
|
|
bfin_write_PORTFIO_DIR(bfin_read_PORTFIO_DIR() | GPIO_PIN_1 | GPIO_PIN_2);
|
|
gpio_cfi_flash_swizzle((void *)CONFIG_SYS_FLASH_BASE);
|
|
}
|
|
|