upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
374 lines
13 KiB
374 lines
13 KiB
23 years ago
|
/*
|
||
|
|
* PowerPC memory management structures
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _PPC_MMU_H_
|
||
|
|
#define _PPC_MMU_H_
|
||
|
|
|
||
|
|
#include <linux/config.h>
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
/* Hardware Page Table Entry */
|
||
|
|
typedef struct _PTE {
|
||
|
|
#ifdef CONFIG_PPC64BRIDGE
|
||
|
|
unsigned long long vsid:52;
|
||
|
|
unsigned long api:5;
|
||
|
|
unsigned long :5;
|
||
|
|
unsigned long h:1;
|
||
|
|
unsigned long v:1;
|
||
|
|
unsigned long long rpn:52;
|
||
|
|
#else /* CONFIG_PPC64BRIDGE */
|
||
|
|
unsigned long v:1; /* Entry is valid */
|
||
|
|
unsigned long vsid:24; /* Virtual segment identifier */
|
||
|
|
unsigned long h:1; /* Hash algorithm indicator */
|
||
|
|
unsigned long api:6; /* Abbreviated page index */
|
||
|
|
unsigned long rpn:20; /* Real (physical) page number */
|
||
|
|
#endif /* CONFIG_PPC64BRIDGE */
|
||
|
|
unsigned long :3; /* Unused */
|
||
|
|
unsigned long r:1; /* Referenced */
|
||
|
|
unsigned long c:1; /* Changed */
|
||
|
|
unsigned long w:1; /* Write-thru cache mode */
|
||
|
|
unsigned long i:1; /* Cache inhibited */
|
||
|
|
unsigned long m:1; /* Memory coherence */
|
||
|
|
unsigned long g:1; /* Guarded */
|
||
|
|
unsigned long :1; /* Unused */
|
||
|
|
unsigned long pp:2; /* Page protection */
|
||
|
|
} PTE;
|
||
|
|
|
||
|
|
/* Values for PP (assumes Ks=0, Kp=1) */
|
||
|
|
#define PP_RWXX 0 /* Supervisor read/write, User none */
|
||
|
|
#define PP_RWRX 1 /* Supervisor read/write, User read */
|
||
|
|
#define PP_RWRW 2 /* Supervisor read/write, User read/write */
|
||
|
|
#define PP_RXRX 3 /* Supervisor read, User read */
|
||
|
|
|
||
|
|
/* Segment Register */
|
||
|
|
typedef struct _SEGREG {
|
||
|
|
unsigned long t:1; /* Normal or I/O type */
|
||
|
|
unsigned long ks:1; /* Supervisor 'key' (normally 0) */
|
||
|
|
unsigned long kp:1; /* User 'key' (normally 1) */
|
||
|
|
unsigned long n:1; /* No-execute */
|
||
|
|
unsigned long :4; /* Unused */
|
||
|
|
unsigned long vsid:24; /* Virtual Segment Identifier */
|
||
|
|
} SEGREG;
|
||
|
|
|
||
|
|
/* Block Address Translation (BAT) Registers */
|
||
|
|
typedef struct _P601_BATU { /* Upper part of BAT for 601 processor */
|
||
|
|
unsigned long bepi:15; /* Effective page index (virtual address) */
|
||
|
|
unsigned long :8; /* unused */
|
||
|
|
unsigned long w:1;
|
||
|
|
unsigned long i:1; /* Cache inhibit */
|
||
|
|
unsigned long m:1; /* Memory coherence */
|
||
|
|
unsigned long ks:1; /* Supervisor key (normally 0) */
|
||
|
|
unsigned long kp:1; /* User key (normally 1) */
|
||
|
|
unsigned long pp:2; /* Page access protections */
|
||
|
|
} P601_BATU;
|
||
|
|
|
||
|
|
typedef struct _BATU { /* Upper part of BAT (all except 601) */
|
||
|
|
#ifdef CONFIG_PPC64BRIDGE
|
||
|
|
unsigned long long bepi:47;
|
||
|
|
#else /* CONFIG_PPC64BRIDGE */
|
||
|
|
unsigned long bepi:15; /* Effective page index (virtual address) */
|
||
|
|
#endif /* CONFIG_PPC64BRIDGE */
|
||
|
|
unsigned long :4; /* Unused */
|
||
|
|
unsigned long bl:11; /* Block size mask */
|
||
|
|
unsigned long vs:1; /* Supervisor valid */
|
||
|
|
unsigned long vp:1; /* User valid */
|
||
|
|
} BATU;
|
||
|
|
|
||
|
|
typedef struct _P601_BATL { /* Lower part of BAT for 601 processor */
|
||
|
|
unsigned long brpn:15; /* Real page index (physical address) */
|
||
|
|
unsigned long :10; /* Unused */
|
||
|
|
unsigned long v:1; /* Valid bit */
|
||
|
|
unsigned long bl:6; /* Block size mask */
|
||
|
|
} P601_BATL;
|
||
|
|
|
||
|
|
typedef struct _BATL { /* Lower part of BAT (all except 601) */
|
||
|
|
#ifdef CONFIG_PPC64BRIDGE
|
||
|
|
unsigned long long brpn:47;
|
||
|
|
#else /* CONFIG_PPC64BRIDGE */
|
||
|
|
unsigned long brpn:15; /* Real page index (physical address) */
|
||
|
|
#endif /* CONFIG_PPC64BRIDGE */
|
||
|
|
unsigned long :10; /* Unused */
|
||
|
|
unsigned long w:1; /* Write-thru cache */
|
||
|
|
unsigned long i:1; /* Cache inhibit */
|
||
|
|
unsigned long m:1; /* Memory coherence */
|
||
|
|
unsigned long g:1; /* Guarded (MBZ in IBAT) */
|
||
|
|
unsigned long :1; /* Unused */
|
||
|
|
unsigned long pp:2; /* Page access protections */
|
||
|
|
} BATL;
|
||
|
|
|
||
|
|
typedef struct _BAT {
|
||
|
|
BATU batu; /* Upper register */
|
||
|
|
BATL batl; /* Lower register */
|
||
|
|
} BAT;
|
||
|
|
|
||
|
|
typedef struct _P601_BAT {
|
||
|
|
P601_BATU batu; /* Upper register */
|
||
|
|
P601_BATL batl; /* Lower register */
|
||
|
|
} P601_BAT;
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Simulated two-level MMU. This structure is used by the kernel
|
||
|
|
* to keep track of MMU mappings and is used to update/maintain
|
||
|
|
* the hardware HASH table which is really a cache of mappings.
|
||
|
|
*
|
||
|
|
* The simulated structures mimic the hardware available on other
|
||
|
|
* platforms, notably the 80x86 and 680x0.
|
||
|
|
*/
|
||
|
|
|
||
|
|
typedef struct _pte {
|
||
|
|
unsigned long page_num:20;
|
||
|
|
unsigned long flags:12; /* Page flags (some unused bits) */
|
||
|
|
} pte;
|
||
|
|
|
||
|
|
#define PD_SHIFT (10+12) /* Page directory */
|
||
|
|
#define PD_MASK 0x02FF
|
||
|
|
#define PT_SHIFT (12) /* Page Table */
|
||
|
|
#define PT_MASK 0x02FF
|
||
|
|
#define PG_SHIFT (12) /* Page Entry */
|
||
|
|
|
||
|
|
|
||
|
|
/* MMU context */
|
||
|
|
|
||
|
|
typedef struct _MMU_context {
|
||
|
|
SEGREG segs[16]; /* Segment registers */
|
||
|
|
pte **pmap; /* Two-level page-map structure */
|
||
|
|
} MMU_context;
|
||
|
|
|
||
|
|
extern void _tlbie(unsigned long va); /* invalidate a TLB entry */
|
||
|
|
extern void _tlbia(void); /* invalidate all TLB entries */
|
||
|
|
|
||
|
|
typedef enum {
|
||
|
|
IBAT0 = 0, IBAT1, IBAT2, IBAT3,
|
||
|
|
DBAT0, DBAT1, DBAT2, DBAT3
|
||
|
|
} ppc_bat_t;
|
||
|
|
|
||
|
|
extern int read_bat(ppc_bat_t bat, unsigned long *upper, unsigned long *lower);
|
||
|
|
extern int write_bat(ppc_bat_t bat, unsigned long upper, unsigned long lower);
|
||
|
|
|
||
|
|
#endif /* __ASSEMBLY__ */
|
||
|
|
|
||
|
|
/* Block size masks */
|
||
|
|
#define BL_128K 0x000
|
||
|
|
#define BL_256K 0x001
|
||
|
|
#define BL_512K 0x003
|
||
|
|
#define BL_1M 0x007
|
||
|
|
#define BL_2M 0x00F
|
||
|
|
#define BL_4M 0x01F
|
||
|
|
#define BL_8M 0x03F
|
||
|
|
#define BL_16M 0x07F
|
||
|
|
#define BL_32M 0x0FF
|
||
|
|
#define BL_64M 0x1FF
|
||
|
|
#define BL_128M 0x3FF
|
||
|
|
#define BL_256M 0x7FF
|
||
|
|
|
||
|
|
/* BAT Access Protection */
|
||
|
|
#define BPP_XX 0x00 /* No access */
|
||
|
|
#define BPP_RX 0x01 /* Read only */
|
||
|
|
#define BPP_RW 0x02 /* Read/write */
|
||
|
|
|
||
|
|
/* Used to set up SDR1 register */
|
||
|
|
#define HASH_TABLE_SIZE_64K 0x00010000
|
||
|
|
#define HASH_TABLE_SIZE_128K 0x00020000
|
||
|
|
#define HASH_TABLE_SIZE_256K 0x00040000
|
||
|
|
#define HASH_TABLE_SIZE_512K 0x00080000
|
||
|
|
#define HASH_TABLE_SIZE_1M 0x00100000
|
||
|
|
#define HASH_TABLE_SIZE_2M 0x00200000
|
||
|
|
#define HASH_TABLE_SIZE_4M 0x00400000
|
||
|
|
#define HASH_TABLE_MASK_64K 0x000
|
||
|
|
#define HASH_TABLE_MASK_128K 0x001
|
||
|
|
#define HASH_TABLE_MASK_256K 0x003
|
||
|
|
#define HASH_TABLE_MASK_512K 0x007
|
||
|
|
#define HASH_TABLE_MASK_1M 0x00F
|
||
|
|
#define HASH_TABLE_MASK_2M 0x01F
|
||
|
|
#define HASH_TABLE_MASK_4M 0x03F
|
||
|
|
|
||
|
|
/* Control/status registers for the MPC8xx.
|
||
|
|
* A write operation to these registers causes serialized access.
|
||
|
|
* During software tablewalk, the registers used perform mask/shift-add
|
||
|
|
* operations when written/read. A TLB entry is created when the Mx_RPN
|
||
|
|
* is written, and the contents of several registers are used to
|
||
|
|
* create the entry.
|
||
|
|
*/
|
||
|
|
#define MI_CTR 784 /* Instruction TLB control register */
|
||
|
|
#define MI_GPM 0x80000000 /* Set domain manager mode */
|
||
|
|
#define MI_PPM 0x40000000 /* Set subpage protection */
|
||
|
|
#define MI_CIDEF 0x20000000 /* Set cache inhibit when MMU dis */
|
||
|
|
#define MI_RSV4I 0x08000000 /* Reserve 4 TLB entries */
|
||
|
|
#define MI_PPCS 0x02000000 /* Use MI_RPN prob/priv state */
|
||
|
|
#define MI_IDXMASK 0x00001f00 /* TLB index to be loaded */
|
||
|
|
#define MI_RESETVAL 0x00000000 /* Value of register at reset */
|
||
|
|
|
||
|
|
/* These are the Ks and Kp from the PowerPC books. For proper operation,
|
||
|
|
* Ks = 0, Kp = 1.
|
||
|
|
*/
|
||
|
|
#define MI_AP 786
|
||
|
|
#define MI_Ks 0x80000000 /* Should not be set */
|
||
|
|
#define MI_Kp 0x40000000 /* Should always be set */
|
||
|
|
|
||
|
|
/* The effective page number register. When read, contains the information
|
||
|
|
* about the last instruction TLB miss. When MI_RPN is written, bits in
|
||
|
|
* this register are used to create the TLB entry.
|
||
|
|
*/
|
||
|
|
#define MI_EPN 787
|
||
|
|
#define MI_EPNMASK 0xfffff000 /* Effective page number for entry */
|
||
|
|
#define MI_EVALID 0x00000200 /* Entry is valid */
|
||
|
|
#define MI_ASIDMASK 0x0000000f /* ASID match value */
|
||
|
|
/* Reset value is undefined */
|
||
|
|
|
||
|
|
/* A "level 1" or "segment" or whatever you want to call it register.
|
||
|
|
* For the instruction TLB, it contains bits that get loaded into the
|
||
|
|
* TLB entry when the MI_RPN is written.
|
||
|
|
*/
|
||
|
|
#define MI_TWC 789
|
||
|
|
#define MI_APG 0x000001e0 /* Access protection group (0) */
|
||
|
|
#define MI_GUARDED 0x00000010 /* Guarded storage */
|
||
|
|
#define MI_PSMASK 0x0000000c /* Mask of page size bits */
|
||
|
|
#define MI_PS8MEG 0x0000000c /* 8M page size */
|
||
|
|
#define MI_PS512K 0x00000004 /* 512K page size */
|
||
|
|
#define MI_PS4K_16K 0x00000000 /* 4K or 16K page size */
|
||
|
|
#define MI_SVALID 0x00000001 /* Segment entry is valid */
|
||
|
|
/* Reset value is undefined */
|
||
|
|
|
||
|
|
/* Real page number. Defined by the pte. Writing this register
|
||
|
|
* causes a TLB entry to be created for the instruction TLB, using
|
||
|
|
* additional information from the MI_EPN, and MI_TWC registers.
|
||
|
|
*/
|
||
|
|
#define MI_RPN 790
|
||
|
|
|
||
|
|
/* Define an RPN value for mapping kernel memory to large virtual
|
||
|
|
* pages for boot initialization. This has real page number of 0,
|
||
|
|
* large page size, shared page, cache enabled, and valid.
|
||
|
|
* Also mark all subpages valid and write access.
|
||
|
|
*/
|
||
|
|
#define MI_BOOTINIT 0x000001fd
|
||
|
|
|
||
|
|
#define MD_CTR 792 /* Data TLB control register */
|
||
|
|
#define MD_GPM 0x80000000 /* Set domain manager mode */
|
||
|
|
#define MD_PPM 0x40000000 /* Set subpage protection */
|
||
|
|
#define MD_CIDEF 0x20000000 /* Set cache inhibit when MMU dis */
|
||
|
|
#define MD_WTDEF 0x10000000 /* Set writethrough when MMU dis */
|
||
|
|
#define MD_RSV4I 0x08000000 /* Reserve 4 TLB entries */
|
||
|
|
#define MD_TWAM 0x04000000 /* Use 4K page hardware assist */
|
||
|
|
#define MD_PPCS 0x02000000 /* Use MI_RPN prob/priv state */
|
||
|
|
#define MD_IDXMASK 0x00001f00 /* TLB index to be loaded */
|
||
|
|
#define MD_RESETVAL 0x04000000 /* Value of register at reset */
|
||
|
|
|
||
|
|
#define M_CASID 793 /* Address space ID (context) to match */
|
||
|
|
#define MC_ASIDMASK 0x0000000f /* Bits used for ASID value */
|
||
|
|
|
||
|
|
|
||
|
|
/* These are the Ks and Kp from the PowerPC books. For proper operation,
|
||
|
|
* Ks = 0, Kp = 1.
|
||
|
|
*/
|
||
|
|
#define MD_AP 794
|
||
|
|
#define MD_Ks 0x80000000 /* Should not be set */
|
||
|
|
#define MD_Kp 0x40000000 /* Should always be set */
|
||
|
|
|
||
|
|
/* The effective page number register. When read, contains the information
|
||
|
|
* about the last instruction TLB miss. When MD_RPN is written, bits in
|
||
|
|
* this register are used to create the TLB entry.
|
||
|
|
*/
|
||
|
|
#define MD_EPN 795
|
||
|
|
#define MD_EPNMASK 0xfffff000 /* Effective page number for entry */
|
||
|
|
#define MD_EVALID 0x00000200 /* Entry is valid */
|
||
|
|
#define MD_ASIDMASK 0x0000000f /* ASID match value */
|
||
|
|
/* Reset value is undefined */
|
||
|
|
|
||
|
|
/* The pointer to the base address of the first level page table.
|
||
|
|
* During a software tablewalk, reading this register provides the address
|
||
|
|
* of the entry associated with MD_EPN.
|
||
|
|
*/
|
||
|
|
#define M_TWB 796
|
||
|
|
#define M_L1TB 0xfffff000 /* Level 1 table base address */
|
||
|
|
#define M_L1INDX 0x00000ffc /* Level 1 index, when read */
|
||
|
|
/* Reset value is undefined */
|
||
|
|
|
||
|
|
/* A "level 1" or "segment" or whatever you want to call it register.
|
||
|
|
* For the data TLB, it contains bits that get loaded into the TLB entry
|
||
|
|
* when the MD_RPN is written. It is also provides the hardware assist
|
||
|
|
* for finding the PTE address during software tablewalk.
|
||
|
|
*/
|
||
|
|
#define MD_TWC 797
|
||
|
|
#define MD_L2TB 0xfffff000 /* Level 2 table base address */
|
||
|
|
#define MD_L2INDX 0xfffffe00 /* Level 2 index (*pte), when read */
|
||
|
|
#define MD_APG 0x000001e0 /* Access protection group (0) */
|
||
|
|
#define MD_GUARDED 0x00000010 /* Guarded storage */
|
||
|
|
#define MD_PSMASK 0x0000000c /* Mask of page size bits */
|
||
|
|
#define MD_PS8MEG 0x0000000c /* 8M page size */
|
||
|
|
#define MD_PS512K 0x00000004 /* 512K page size */
|
||
|
|
#define MD_PS4K_16K 0x00000000 /* 4K or 16K page size */
|
||
|
|
#define MD_WT 0x00000002 /* Use writethrough page attribute */
|
||
|
|
#define MD_SVALID 0x00000001 /* Segment entry is valid */
|
||
|
|
/* Reset value is undefined */
|
||
|
|
|
||
|
|
|
||
|
|
/* Real page number. Defined by the pte. Writing this register
|
||
|
|
* causes a TLB entry to be created for the data TLB, using
|
||
|
|
* additional information from the MD_EPN, and MD_TWC registers.
|
||
|
|
*/
|
||
|
|
#define MD_RPN 798
|
||
|
|
|
||
|
|
/* This is a temporary storage register that could be used to save
|
||
|
|
* a processor working register during a tablewalk.
|
||
|
|
*/
|
||
|
|
#define M_TW 799
|
||
|
|
|
||
|
|
/*
|
||
|
|
* At present, all PowerPC 400-class processors share a similar TLB
|
||
|
|
* architecture. The instruction and data sides share a unified,
|
||
|
|
* 64-entry, fully-associative TLB which is maintained totally under
|
||
|
|
* software control. In addition, the instruction side has a
|
||
|
|
* hardware-managed, 4-entry, fully- associative TLB which serves as a
|
||
|
|
* first level to the shared TLB. These two TLBs are known as the UTLB
|
||
|
|
* and ITLB, respectively.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define PPC4XX_TLB_SIZE 64
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB entries are defined by a "high" tag portion and a "low" data
|
||
|
|
* portion. On all architectures, the data portion is 32-bits.
|
||
|
|
*
|
||
|
|
* TLB entries are managed entirely under software control by reading,
|
||
|
|
* writing, and searchoing using the 4xx-specific tlbre, tlbwr, and tlbsx
|
||
|
|
* instructions.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define TLB_LO 1
|
||
|
|
#define TLB_HI 0
|
||
|
|
|
||
|
|
#define TLB_DATA TLB_LO
|
||
|
|
#define TLB_TAG TLB_HI
|
||
|
|
|
||
|
|
/* Tag portion */
|
||
|
|
|
||
|
|
#define TLB_EPN_MASK 0xFFFFFC00 /* Effective Page Number */
|
||
|
|
#define TLB_PAGESZ_MASK 0x00000380
|
||
|
|
#define TLB_PAGESZ(x) (((x) & 0x7) << 7)
|
||
|
|
#define PAGESZ_1K 0
|
||
|
|
#define PAGESZ_4K 1
|
||
|
|
#define PAGESZ_16K 2
|
||
|
|
#define PAGESZ_64K 3
|
||
|
|
#define PAGESZ_256K 4
|
||
|
|
#define PAGESZ_1M 5
|
||
|
|
#define PAGESZ_4M 6
|
||
|
|
#define PAGESZ_16M 7
|
||
|
|
#define TLB_VALID 0x00000040 /* Entry is valid */
|
||
|
|
|
||
|
|
/* Data portion */
|
||
|
|
|
||
|
|
#define TLB_RPN_MASK 0xFFFFFC00 /* Real Page Number */
|
||
|
|
#define TLB_PERM_MASK 0x00000300
|
||
|
|
#define TLB_EX 0x00000200 /* Instruction execution allowed */
|
||
|
|
#define TLB_WR 0x00000100 /* Writes permitted */
|
||
|
|
#define TLB_ZSEL_MASK 0x000000F0
|
||
|
|
#define TLB_ZSEL(x) (((x) & 0xF) << 4)
|
||
|
|
#define TLB_ATTR_MASK 0x0000000F
|
||
|
|
#define TLB_W 0x00000008 /* Caching is write-through */
|
||
|
|
#define TLB_I 0x00000004 /* Caching is inhibited */
|
||
|
|
#define TLB_M 0x00000002 /* Memory is coherent */
|
||
|
|
#define TLB_G 0x00000001 /* Memory is guarded from prefetch */
|
||
|
|
|
||
|
|
#endif /* _PPC_MMU_H_ */
|