|
|
@ -23,16 +23,7 @@ struct stm32_syscfg_regs { |
|
|
|
*/ |
|
|
|
*/ |
|
|
|
#define STM32_SYSCFG ((struct stm32_syscfg_regs *)STM32_SYSCFG_BASE) |
|
|
|
#define STM32_SYSCFG ((struct stm32_syscfg_regs *)STM32_SYSCFG_BASE) |
|
|
|
|
|
|
|
|
|
|
|
/* SYSCFG memory remap register */ |
|
|
|
|
|
|
|
#define SYSCFG_MEMRMP_MEM_BOOT BIT(0) |
|
|
|
|
|
|
|
#define SYSCFG_MEMRMP_SWP_FMC BIT(10) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* SYSCFG peripheral mode configuration register */ |
|
|
|
/* SYSCFG peripheral mode configuration register */ |
|
|
|
#define SYSCFG_PMC_ADCXDC2 BIT(16) |
|
|
|
|
|
|
|
#define SYSCFG_PMC_MII_RMII_SEL BIT(23) |
|
|
|
#define SYSCFG_PMC_MII_RMII_SEL BIT(23) |
|
|
|
|
|
|
|
|
|
|
|
/* Compensation cell control register */ |
|
|
|
|
|
|
|
#define SYSCFG_CMPCR_CMP_PD BIT(0) |
|
|
|
|
|
|
|
#define SYSCFG_CMPCR_READY BIT(8) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#endif |
|
|
|
#endif |
|
|
|