Whitebox
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

ARMv8/fsl-layerscape: Enable data coherency between cores in cluster

Browse Source 
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
master
Hou Zhiqiang 8 years ago committed by York Sun
parent 3aec452e4d
commit ee2a510221
1 changed files with 4 additions and 0 deletions
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Show Stats Download Patch File Download Diff File
  1. 4
      arch/arm/cpu/armv8/fsl-layerscape/Kconfig

4
arch/arm/cpu/armv8/fsl-layerscape/Kconfig
Unescape View File

@ -1,5 +1,6 @@
config ARCH_LS1012A config ARCH_LS1012A
bool bool
select ARMV8_SET_SMPEN
select FSL_LSCH2 select FSL_LSCH2
select SYS_FSL_DDR_BE select SYS_FSL_DDR_BE
select SYS_FSL_MMDC select SYS_FSL_MMDC
@ -7,6 +8,7 @@ config ARCH_LS1012A
config ARCH_LS1043A config ARCH_LS1043A
bool bool
select ARMV8_SET_SMPEN
select FSL_LSCH2 select FSL_LSCH2
select SYS_FSL_DDR select SYS_FSL_DDR
select SYS_FSL_DDR_BE select SYS_FSL_DDR_BE
@ -23,6 +25,7 @@ config ARCH_LS1043A
config ARCH_LS1046A config ARCH_LS1046A
bool bool
select ARMV8_SET_SMPEN
select FSL_LSCH2 select FSL_LSCH2
select SYS_FSL_DDR select SYS_FSL_DDR
select SYS_FSL_DDR_BE select SYS_FSL_DDR_BE
@ -38,6 +41,7 @@ config ARCH_LS1046A
config ARCH_LS2080A config ARCH_LS2080A
bool bool
select ARMV8_SET_SMPEN
select FSL_LSCH3 select FSL_LSCH3
select SYS_FSL_DDR select SYS_FSL_DDR
select SYS_FSL_DDR_LE select SYS_FSL_DDR_LE

Write Preview
Loading…
Cancel
Save