Your ROOT_URL in app.ini is https://src.whiteboxsystems.nl/ but you are visiting http://src.whiteboxsystems.nl/Whitebox/u-boot/commits/commit/33cf727b1634dbd9cd68a6ebc444a88f053822d7/drivers/misc/fsl_debug_server.c You should set ROOT_URL correctly, otherwise the web may not work correctly.

4 Commits (33cf727b1634dbd9cd68a6ebc444a88f053822d7)

Author	SHA1	Message	Date
Mingkai Hu	9f3183d2d6	armv8/fsl_lsch3: Change arch to fsl-layerscape ... There are two LS series processors are built on ARMv8 Layersacpe architecture currently, LS2085A and LS1043A. They are based on ARMv8 core although use different chassis, so create fsl-layerscape to refactor the common code for the LS series processors which also paves the way for adding LS1043A platform. Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com> Signed-off-by: Hou Zhiqiang <B48286@freescale.com> Signed-off-by: Gong Qianyu <Qianyu.Gong@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>	10 years ago
Prabhakar Kushwaha	da2919b4a9	driver: misc: debug server: Update Error message ... Append "debug server FW" in error message to make more informative. Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com> Reviewed-by: Bhupesh Sharma <bhupesh.sharma@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>	10 years ago
Bhupesh Sharma	dbe94dd11c	driver/fsl_debug_server: Fix the DDR hide logic for LS2085a ... This patch fixes the DDR hide logic for LS2085a, correcting the way the Debug Server FW and MC FW images are placed on the top of system DDR and how the rest of the system DDR space is made visibile to Linux. Signed-off-by: Bhupesh Sharma <bhupesh.sharma at freescale.com> Signed-off-by: Prabhakar Kushwaha <prabhakar at freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>	10 years ago
Bhupesh Sharma	422cb08acb	armv8/fsl-lsch3: Add Freescale Debug Server driver ... The Debug Server driver is responsible for loading the Debug server FW on the Service Processor (Cortex-A5 core) on LS2085A like SoCs and then polling for the successful initialization of the same. TOP MEM HIDE is adjusted to ensure the space required by Debug Server FW is accounted for. MC uses the DDR area which is calculated as: MC DDR region start = Top of DDR - area reserved by Debug Server FW Signed-off-by: Bhupesh Sharma <bhupesh.sharma@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>	10 years ago